TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 4.5V to 18V Input, 3-A Synchronous Step-Down Converter with Eco-Mode™ CheckforSamples:TPS54329E FEATURES DESCRIPTION 1 • D-CAP2™ModeEnablesFastTransient The TPS54329E is an adaptive on-time D-CAP2™ 23 mode synchronous buck converter. The TPS54329E Response enables system designers to complete the suite of • LowOutputRippleandAllowsCeramicOutput various end-equipment power bus regulators with a Capacitor cost effective, low component count, low standby • WideV InputVoltageRange:4.5Vto18V current solution. The main control loop for the IN TPS54329E uses the D-CAP2™ mode control that • OutputVoltageRange:0.76Vto7.0V provides a fast transient response with no external • HighlyEfficientIntegratedFETsOptimized compensation components. The adaptive on-time forLowerDutyCycleApplications control supports seamless transition between PWM –100mΩ (HighSide)and74mΩ(LowSide) mode at higher load conditions and Eco-mode™ • HighEfficiency,lessthan10μAatshutdown operation at light loads. Eco-mode™ allows the TPS54329E to maintain high efficiency during lighter • HighInitialBandgapReferenceAccuracy load conditions. The TPS54329E also has a • AdjustableSoftStart proprietary circuit that enables the device to adopt to • Pre-BiasedSoftStart both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra- • 650-kHzSwitchingFrequency(f ) SW low ESR ceramic capacitors. The device operates • CycleByCycleOverCurrentLimit from 4.5-V to 18-V VIN input. The output voltage can • Auto-SkipEco-mode™forHighEfficiencyat be programmed between 0.76 V and 7 V. The device LightLoad also features an adjustable soft start time. The TPS54329E is available in the 8-pin DDA package, APPLICATIONS anddesignedtooperatefrom–40°Cto85°C. • WideRangeofApplicationsforLowVoltage System – DigitalTVPowerSupply – HighDefinitionBlu-rayDisc™Players – NetworkingHomeTerminal – DigitalSetTopBox(STB) V (50 mV/div) OUT TPS54329EDDA I (1A/div) OUT 100μs/div G006 1 Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsof TexasInstrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet. D-CAP2,Eco-modearetrademarksofTexasInstruments. 2 Blu-rayDiscisatrademarkofBlu-rayDiscAssociation. 3 PRODUCTIONDATAinformationiscurrentasofpublicationdate. Copyright©2011–2012,TexasInstrumentsIncorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarilyincludetestingofallparameters.

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com Thesedeviceshavelimitedbuilt-inESDprotection.Theleadsshouldbeshortedtogetherorthedeviceplacedinconductivefoam duringstorageorhandlingtopreventelectrostaticdamagetotheMOSgates. ORDERINGINFORMATION(1) T PACKAGE(2) (3) ORDERABLEPARTNUMBER PIN TRANSPORT A MEDIA TPS54329EDDA Tube –40°Cto85°C DDA 8 TPS54329EDDAR TapeandReel (1) Forthemostcurrentpackageandorderinginformation,seethePackageOptionAddendumattheendofthisdocument,orseetheTI websiteatwww.ti.com. (2) Packagedrawings,thermaldata,andsymbolizationareavailableatwww.ti.com/packaging. (3) AllpackageoptionshaveCuNIPDAUlead/ballfinish. ABSOLUTE MAXIMUM RATINGS overoperatingfree-airtemperaturerange(unlessotherwisenoted) (1) VALUE UNIT MIN MAX VIN,EN –0.3 20 VBST –0.3 26 VBST(10nstransient) –0.3 28 Inputvoltagerange VBST(vsSW) –0.3 6.5 V VFB,SS –0.3 6.5 SW –2 20 SW(10nstransient) –3 22 VREG5 –0.3 6.5 Outputvoltagerange V GND –0.3 0.3 VoltagefromGNDtothermalpad,V –0.2 0.2 V diff HumanBodyModel(HBM) 2 kV Electrostaticdischarge ChargedDeviceModel(CDM) 500 V Operatingjunctiontemperature,T –40 150 J °C Storagetemperature,T –55 150 stg (1) Stressesbeyondthoselistedunderabsolutemaximumratingsmaycausepermanentdamagetothedevice.Thesearestressratings only,andfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunderrecommendedoperating conditionsisnotimplied.Exposuretoabsolute-maximum-ratedconditionsforextendedperiodsmayaffectdevicereliability. THERMAL INFORMATION TPS54329E THERMALMETRIC(1) UNITS DDA(8PINS) θ Junction-to-ambientthermalresistance 42.1 JA θ Junction-to-case(top)thermalresistance 50.9 JCtop θ Junction-to-boardthermalresistance 31.8 JB °C/W ψ Junction-to-topcharacterizationparameter 5 JT ψ Junction-to-boardcharacterizationparameter 13.5 JB θ Junction-to-case(bottom)thermalresistance 7.1 JCbot (1) Formoreinformationabouttraditionalandnewthermalmetrics,seetheICPackageThermalMetricsapplicationreport,SPRA953. 2 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 RECOMMENDED OPERATING CONDITIONS overoperatingfree-airtemperaturerange,(unlessotherwisenoted) MIN MAX UNIT V Supplyinputvoltagerange 4.5 18 V IN VBST –0.1 24 VBST(10nstransient) –0.1 27 VBST(vsSW) –0.1 5.7 SS –0.1 5.7 V Inputvoltagerange EN –0.1 18 V I VFB –0.1 5.5 SW –1.8 18 SW(10nstransient) –3 21 GND –0.1 0.1 V Outputvoltagerange VREG5 –0.1 5.7 V O I OutputCurrentrange I 0 10 mA O VREG5 T Operatingfree-airtemperature –40 85 °C A T Operatingjunctiontemperature –40 150 °C J ELECTRICAL CHARACTERISTICS overoperatingfree-airtemperaturerange,V =12V(unlessotherwisenoted) IN PARAMETER TESTCONDITIONS MIN TYP MAX UNIT SUPPLYCURRENT V current,T =25°C,EN=5V, I Operating-non-switchingsupplycurrent IN A 800 1200 μA VIN V =0.8V FB I Shutdownsupplycurrent V current,T =25°C,EN=0V 4.3 10 μA VINSDN IN A LOGICTHRESHOLD ENhigh-levelinputvoltage EN 1.6 V V EN ENlow-levelinputvoltage EN 0.45 V R ENpinresistancetoGND V =12V 220 440 880 kΩ EN EN V VOLTAGEANDDISCHARGERESISTANCE FB T =25°C,V =1.05V,I =10mA,Eco- A O O 773 mV mode™operation V V thresholdvoltage FBTH FB T =25°C,V =1.05V,continuousmode A O 749 765 781 mV operation I V inputcurrent V =0.8V,T =25°C 0 ±0.1 μA VFB FB FB A V OUTPUT REG5 T =25°C,6.0V<V <18V, V V outputvoltage A IN 5.5 V VREG5 REG5 0<I <5mA VREG5 I Outputcurrent V =6V,V =4.0V,T =25°C(1) 60 mA VREG5 IN REG5 A MOSFET Highsideswitchresistance 25°C,V -SW=5.5V(1) 100 mΩ BST R DS(on) Lowsideswitchresistance 25°C(1) 74 mΩ CURRENTLIMIT I Currentlimit Lout=1.5μH(1) 3.5 4.2 5.7 A ocl (1) Notproductiontested. Copyright©2011–2012,TexasInstrumentsIncorporated 3 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com ELECTRICAL CHARACTERISTICS (continued) overoperatingfree-airtemperaturerange,V =12V(unlessotherwisenoted) IN PARAMETER TESTCONDITIONS MIN TYP MAX UNIT THERMALSHUTDOWN Shutdowntemperature (2) 165 T Thermalshutdownthreshold °C SDN Hysteresis (2) 35 ON-TIMETIMERCONTROL t Ontime V =12V,V =1.05V 150 ns ON IN O t Minimumofftime T =25°C,V =0.7V(2) 260 ns OFF(MIN) A FB SOFTSTART SSchargecurrent V =1V 4.2 6.0 7.8 μA SS I SS SSdischargecurrent V =0.5V 0.1 0.2 mA SS UVLO WakeupV voltage 3.75 REG5 UVLO UVLOthreshold V HysteresisV voltage 0.33 REG5 (2) Notproductiontested. 4 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 DEVICE INFORMATION DDAPACKAGE (TOPVIEW) 1 VBST SS 8 TPS54329E 2 VIN DDA EN 7 (HSOP8) 3 SW Power PAD VREG5 6 4 GND VFB 5 PINFUNCTIONS PIN DESCRIPTION NAME NO. Supplyinputforthehigh-sideFETgatedrivecircuit.Connect0.1µFcapacitorbetweenVBSTandSW VBST 1 pins.AninternaldiodeisconnectedbetweenVREG5andVBST. VIN 2 Inputvoltagesupplypin. SW 3 Switchnodeconnectionbetweenhigh-sideNFETandlow-sideNFET. Groundpin.Powergroundreturnforswitchingcircuit.ConnectsensitiveSSandVFBreturnstoGNDat GND 4 asinglepoint. VFB 5 Converterfeedbackinput.Connecttooutputvoltagewithfeedbackresistordivider. 5.5Vpowersupplyoutput.Acapacitor(typical0.47µF)shouldbeconnectedtoGND.VREG5isnot VREG5 6 activewhenENislow. EN 7 Enableinputcontrol.ENisactivehighandmustbepulleduptoenablethedevice. SS 8 Soft-startcontrol.AnexternalcapacitorshouldbeconnectedtoGND. ExposedThermal Thermalpadofthepackage.Mustbesolderedtoachieveappropriatedissipation.Mustbeconnectedto Backside Pad GND. Copyright©2011–2012,TexasInstrumentsIncorporated 5 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com FUNCTIONALBLOCKDIAGRAM EN 7 EN VIN Logic VIN 2 VREG5 VBST Control Logic 1 Ref + SS +PWM VFB 1 shot SW VO 5 - 3 XCON ON VREG5 VREG5 Ceramic 6 Capacitor SGND SS SS 4 8 Softstart + SW GND PGND ZC - PGND SGND + SW OCP - PGND VIN VREG5 UVLO Protection TSD Logic UVLO REF Ref 6 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 OVERVIEW The TPS54329E is a 3 A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESRoutputcapacitorsincludingceramicandspecialpolymertypes. DETAILED DESCRIPTION PWMOperation The main control loop of the TPS54329E is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with bothlowESRandceramicoutputcapacitors.Itisstableevenwithvirtuallynorippleattheoutput. At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need forESRinducedoutputripplefromD-CAP2™modecontrol. PWMFrequencyandAdaptiveOn-TimeControl TPS54329E uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54329E runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the outputvoltage;therefore,whenthedutyratioisVOUT/VIN,thefrequencyisconstant. Auto-SkipEco-Mode™Control The TPS54329E is designed with Auto-Skip Eco-mode™ to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation I currentcanbecalculatedinEquation1 OUT(LL) 1 (V -V )×V IN OUT OUT I = × OUT(LL) 2×L× fsw V IN (1) SoftStartandPre-BiasedSoftStart The soft start function is adjustable. When the EN pin becomes high, 6 μA current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFB voltage is 0.765 V and SS pin source current is 6μA. C (nF)xV ´1.1 C (nF)x0.765´1.1 SS REF SS t (ms)= = SS I (mA) 6 SS (2) The TPS54329E contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V ), the controller slowly activates synchronous rectification by FB starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (V ) starts and O ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normalmodeoperation. Copyright©2011–2012,TexasInstrumentsIncorporated 7 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com CurrentProtection The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated. During the on time of the high-side FET switch, the switch current increases at a linear rate determined by V , IN V , the on-time and the output inductor value. During the on time of the low-side FET switch, this current OUT decreases linearly. The average value of the switch current is the load current Iout. The TPS54329E constantly monitorsthelow-sideFETswitchvoltage,whichisproportionaltotheswitchcurrent,duringthelow-sideon-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the highervalue. There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the over current condition is removed, the output voltagereturnstotheregulatedvalue.Thisprotectionisnon-latching. UVLOProtection Undervoltage lock out protection (UVLO) monitors the voltage of the V pin. When the V voltage is lower REG5 REG5 thanUVLOthresholdvoltage,theTPS54329Eisshutoff.Thisprotectionisnon-latching. ThermalShutdown TPS54329E monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C), thedeviceisshutoff.Thisisnon-latchprotection. 8 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 TYPICAL CHARACTERISTICS V =12V,T =25°C(unlessotherwisenoted). IN A 1200 20 SS = 7 V 18 VIN = 12 V 1000 16 A) µA) 14 urrent (µ 680000 Current ( 1102 y C wn 8 Suppl 400 hutdo 6 S 4 200 2 0 0 −50 0 50 100 150 −50 0 50 100 150 Junction Temperature (°C) Junction Temperature (°C) G001 G002 Figure1.VINCURRENTvsJUNCTIONTEMPERATURE Figure2.VINSHUTDOWNCURRENTvs JUNCTIONTEMPERATURE 100 1.100 90 VIN = 18 V L = CLF7045 80 µA) 70 V) 1.075 Current ( 5600 Voltage ( 1.050 N Input 3400 Output E 1.025 20 VIN = 5 V 10 VIN = 12 V VIN = 18 V 0 1.000 0 5 10 15 20 0.0 0.5 1.0 1.5 2.0 2.5 3.0 EN Input Voltage (V) Output Current (A) G003 G004 Figure3.ENCURRENTvsENVOLTAGE Figure4.1.05-VOUTPUTVOLTAGEvsOUTPUTCURRENT 1.08 1.07 VOUT(50 mV/div) e (V) 1.06 g I (1A/div) a OUT olt 1.05 V ut p ut 1.04 O 1.03 IOUT = 10 mA IOUT = 1 A 1.02 0 5 10 15 20 100μs/div Input Voltage (V) G005 G006 Figure5.1.05-VOUTPUTVOLTAGEvsINPUTVOLTAGE Figure6.1.05-V,LOADTRANSIENTRESPONSE Copyright©2011–2012,TexasInstrumentsIncorporated 9 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com TYPICAL CHARACTERISTICS V =12V,T =25°C(unlessotherwisenoted). IN A 100 L = CLF7045 EN (10 V/div) 90 %) 80 VREG5 (5 V/div) y ( nc 70 e ci VOUT(0.5 V/div) Effi 60 50 VOUT = 1.8 V VOUT = 2.5 V VOUT = 3.3 V 40 400μs/div 0.0 0.5 1.0 1.5 2.0 2.5 3.0 G007 Output Current (A) G008 Figure7.START-UPWAVEFORM Figure8.EFFICIENCYvsOUTPUTCURRENT 100 900 90 L = CLF7045 850 IOUT = 1 A 80 z) 800 H y (%) 6700 uency (k 770500 Efficienc 23450000 VOUT = 1.8 V Switching Freq 556605050000 VVVVVOOOOOUUUUUTTTTT ===== 11112.....025855 VVVV V 10 VOUT = 2.5 V 450 VOUT = 3.3 V VOUT = 3.3 V VOUT = 5.0 V 0 400 0.001 0.01 0.1 0 5 10 15 20 Output Current (A) Input Voltage (V) G009 G010 Figure9.LIGHTLOADEFFICIENCYvsOUTPUTCURRENT Figure10.SWITCHINGFREQUENCYvsINPUTVOLTAGE 800 0.780 VIN = 12 V IO = 1 A 700 0.775 z) H 600 k y ( V) 0.770 Frequenc 450000 Voltage ( 0.765 hing 300 V FB0.760 c Swit 200 VOUT = 1.05 V 0.755 100 VOUT = 1.8 V VOUT = 3.3 V 0 0.750 0.01 0.1 1 10 −60 −40 −20 0 20 40 60 80 100 120 Output Current (A) G011 Junction Temperature (°C) G012 Figure11.SWITCHINGFREQUENCYvsOUTPUT Figure12.V VOLTAGEvsJUNCTIONTEMPERATURE FB CURRENT 10 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 TYPICAL CHARACTERISTICS V =12V,T =25°C(unlessotherwisenoted). IN A VOUT= 1.05 V VOUT= 1.05 V VOUT(10 mV/div) VIN(50 mV/div) SW (5 V/div) SW (5 V/div) 400 ns/div 400 ns/div G013 G014 Figure13.OUTPUTVOLTAGERIPPLE(I =3A) Figure14.INPUTVOLTAGERIPPLE(I =3A) O O Copyright©2011–2012,TexasInstrumentsIncorporated 11 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com DESIGN GUIDE Step-By-StepDesignProcedure Tobeginthedesignprocess,theusermustknowafewapplicationparameters: • Inputvoltagerange • Outputvoltage • Outputcurrent • Outputvoltageripple • Inputvoltageripple U1 TPS54329EDDA Figure15. Showstheschematicdiagramforthisdesignexample. OutputVoltageResistorsSelection The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1%toleranceorbetterdividerresistors.StartbyusingEquation3tocalculateV . OUT To improve efficiency at light loads consider using larger value resistors, high resistance is more susceptible to noise,andthevoltageerrorsfromtheVFBinputcurrentaremorenoticeable. æ R1ö VOUT =0.765x çççè1+ R2÷÷÷÷ø (3) OutputFilterSelection TheoutputfilterusedwiththeTPS54329EisanLCcircuit.ThisLCfilterhasdoublepoleat: 1 F = P 2p L xC OUT OUT (4) At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54329E. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero thatreducesthegainrolloffto–20dBperdecadeandincreasesthephaseto90degreesonedecadeabovethe zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the valuesrecommendedinTable1 12 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 Table1.RecommendedComponentValues OutputVoltage(V) R1(kΩ) R2(kΩ) C4(pF)(1) L1(µH) C8+C9+C10(µF) 1 6.81 22.1 1.5 20-68 1.05 8.25 22.1 1.5 20-68 1.2 12.7 22.1 1.5 20-68 1.5 21.5 22.1 1.5 20-68 1.8 30.1 22.1 5-22 2.2 20-68 2.5 49.9 22.1 5-22 2.2 20-68 3.3 73.2 22.1 5-22 2.2 20-68 5 124 22.1 5-22 3.3 20-68 6.5 165 22.1 5-22 3.3 20-68 (1) Optional Since the DC gain is dependent on the output voltage, the required inductor value increases as the output voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by addingafeedforwardcapacitor(C4)inparallelwithR1 The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for f . SW MakesurethechoseninductorisratedforthepeakcurrentofEquation6andtheRMScurrentofEquation7. I = VOUT x VIN(max) -VOUT IPP V L x f IN(max) O SW (5) I lpp I =I + Ipeak O 2 (6) 1 I = I 2 + I 2 Lo(RMS) O 12 IPP (7) For this design example, the calculated peak current is 3.49 A and the calculated RMS current is 3.01 A. The inductorusedisaTDKCLF7045T-1R5Nwithapeakcurrentratingof7.3AandanRMScurrentratingof4.9A. The capacitor value and ESR determines the amount of output voltage ripple. The TPS54329E is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20µF to 68µF. Use Equation 8 todeterminetherequiredRMScurrentratingfortheoutputcapacitor. V x(V -V ) I = OUT IN OUT Co(RMS) 12 xV xL x f IN O SW (8) For this design three TDK C3216X5R0J106M 10µF output capacitors are used. The typical ESR is 2 mΩ each. ThecalculatedRMScurrentis0.284Aandeachoutputcapacitorisratedfor4A. InputCapacitorSelection The TPS54329E requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. An additional 0.1 µF capacitor(C3)isrequiredtoprovideadditionalhighfrequencyfilteringandinsureaccuratecurrentlimitoperation. This capacitor must be placed as close to the IC pins 2 (VIN) and 4 (GND) as possible. The capacitor voltage ratingneedstobegreaterthanthemaximuminputvoltage. BootstrapCapacitorSelection A 0.1 µF. ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommendedtouseaceramiccapacitor. Copyright©2011–2012,TexasInstrumentsIncorporated 13 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com VREG5CapacitorSelection A 0.47 µF. ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommendedtouseaceramiccapacitor. THERMAL INFORMATION This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit(IC). For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, see the Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002andApplicationBrief,PowerPAD™MadeEasy,TexasInstrumentsLiteratureNo.SLMA004. Theexposedthermalpaddimensionsforthispackageareshowninthefollowingillustration. Figure16. ThermalPadDimensions 14 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 LAYOUT CONSIDERATIONS 1. Keeptheinputswitchingcurrentloopassmallaspossible. 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedbackpinofthedevice. 3. Keepanalogandnon-switchingcomponentsawayfromswitchingcomponents. 4. Makeasinglepointconnectionfromtheanaloggroundtopowerground. 5. Donotallowswitchingcurrenttoflowunderthedevice. 6. KeepthepatternlinesforVINandPGNDbroad. 7. ExposedpadofdevicemustbeconnectedtoPGNDwithsolder. 8. VREG5capacitorshouldbeplacednearthedevice,andconnectedtoPGND. 9. OutputcapacitorshouldbeconnectedtoabroadpatternofthePGND. 10. Voltagefeedbackloopshouldbeasshortaspossible,andpreferablywithgroundshield. 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to analog ground trace. 12. ProvidingsufficientviaispreferableforVIN,SWandPGNDconnection. 13. VIN input bypass capacitor and VIN high frequency bypass capacitor must be placed as near as possible to thedevice. 14. Performancebasedonfourlayerprintedcircuitboard. Copyright©2011–2012,TexasInstrumentsIncorporated 15 ProductFolderLink(s):TPS54329E

TPS54329E SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 www.ti.com VIA to Power Ground Plane VIA to SW Copper Pour on Bottom or Internal Layer VIN ANALOG GROUND VIN VIN BOOST TRACE INPUT HIGH FREQENCY CAPACITOR BYPASS BYPASS CAPACITOR CAPACITOR VBST SS TO ENABLE VIN EN CONTROL SW VREG5 GND VFB BIAS SLOW CAP START CAP EXPOSED POWER THERMALPAD AREA GROUND FEEDBACK RESISTORS OUTPUT INDUCTOR SW node copper pour area on internal or POWER bottom layer GROUND Connection to POWER GROUND on internal or bottom layer VOUT OUTPUT FILTER CAPACITOR Figure17. PCBLayout 16 Copyright©2011–2012,TexasInstrumentsIncorporated ProductFolderLink(s):TPS54329E

TPS54329E www.ti.com SLVSAZ5A–SEPTEMBER2011–REVISEDMARCH2012 REVISION HISTORY ChangesfromOriginal(September2011)toRevisionA Page • RemovedSWIFT™fromthedatasheettitle ........................................................................................................................ 1 • DeletedfromELECTRICALCHARACTERISTICStable,V andV ,deletedV MINandMAXvalues .................. 3 LN5 LD5 VREG5 • AddedinELECTRICALCHARACTERISTICStable,I andR footnotereferences ............................................... 3 VREG5 DS(on) • AddedinELECTRICALCHARACTERISTICStable,t footnotereferenceanddeletedMAXvalue .......................... 4 OFF(MIN) • DeletedfromELECTRICALCHARACTERISTICS,UVLOMINandMAXvalues ................................................................ 4 • AddedTYPICALCHARACTERISTICSCondition ................................................................................................................ 9 Copyright©2011–2012,TexasInstrumentsIncorporated 17 ProductFolderLink(s):TPS54329E

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) TPS54329EDDA ACTIVE SO PowerPAD DDA 8 75 Green (RoHS NIPDAU | SN Level-2-260C-1 YEAR -40 to 85 54329E & no Sb/Br) TPS54329EDDAR ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS NIPDAU | SN Level-2-260C-1 YEAR -40 to 85 54329E & no Sb/Br) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 14-Dec-2017 TAPE AND REEL INFORMATION *Alldimensionsarenominal Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1 Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant (mm) W1(mm) TPS54329EDDAR SO DDA 8 2500 330.0 12.8 6.4 5.2 2.1 8.0 12.0 Q1 Power PAD PackMaterials-Page1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Dec-2017 *Alldimensionsarenominal Device PackageType PackageDrawing Pins SPQ Length(mm) Width(mm) Height(mm) TPS54329EDDAR SOPowerPAD DDA 8 2500 366.0 364.0 50.0 PackMaterials-Page2

GENERIC PACKAGE VIEW DDA 8 PowerPAD TM SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details. 4202561/G

None

None

None

IMPORTANTNOTICEANDDISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated