TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 (cid:0) Four 8-Bit Voltage Output DACs D OR N PACKAGE (cid:0) (TOP VIEW) 3-V Single-Supply Operation (cid:0) Serial Interface (cid:0) GND 1 14 VDD High-Impedance Reference Inputs REFA 2 13 LDAC (cid:0) Programmable for 1 or 2 Times Output REFB 3 12 DACA Range REFC 4 11 DACB (cid:0) Simultaneous Update Facility REFD 5 10 DACC (cid:0) DATA 6 9 DACD Internal Power-On Reset (cid:0) CLK 7 8 LOAD Low-Power Consumption (cid:0) Half-Buffered Output applications (cid:0) Programmable Voltage Sources (cid:0) Digitally Controlled Amplifiers/Attenuators (cid:0) Mobile Communications (cid:0) Automatic Test Equipment (cid:0) Process Monitoring and Control (cid:0) Signal Synthesis description The TLV5620C and TLV5620I are quadruple 8-bit voltage output digital-to-analog converters (DACs) with buffered reference inputs (high impedance). The DACs produce an output voltage that ranges between either one or two times the reference voltages and GND; and, the DACs are monotonic. The device is simple to use, because it runs from a single supply of 3 V to 3.6 V. A power-on reset function is incorporated to ensure repeatable start-up conditions. Digital control of the TLV5620C and TLV5620I is over a simple three-wire serial bus that is CMOS compatible and easily interfaced to all popular microprocessor and microcontroller devices. The 11-bit command word comprises eightbits of data, two DAC select bits, and a range bit, the latter allowing selection between the times 1 or times 2 output range. The DAC registers are double buffered, allowing a complete set of new values to be written to the device, then all DAC outputs update simultaneously through control of LDAC. The digital inputs feature Schmitt triggers for high noise immunity. The 14-terminal small-outline (SO) package allows digital control of analog functions in space-critical applications. The TLV5620C is characterized for operation from 0°C to 70°C. The TLV5620I is characterized for operation from –40°C to 85°C. The TLV5620C and TLV5620I do not require external trimming. AVAILABLE OPTIONS PACKAGE SMALL OUTLINE PLASTIC DIP TA (D) (N) 0°C to 70°C TLV5620CD TLV5620CN –40°C to 85°C TLV5620ID TLV5620IN Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Copyright  1997, Texas Instruments Incorporated Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 functional block diagram 2 REFA + – DAC + 12 8 Latch Latch 8 × 2 – DACA 3 REFB + – DAC + 11 8 Latch Latch 8 × 2 – DACB 4 REFC + – DAC + 10 8 8 × 2 – DACC Latch Latch 5 REFD + – DAC + 9 8 8 × 2 – DACD Latch Latch 7 CLK 6 Serial Power-On DATA 13 LOAD 8 Interface LDAC Reset Terminal Functions TERMINAL II//OO DDEESSCCRRIIPPTTIIOONN NAME NO. CLK 7 I Serial interface clock. The input digital data is shifted into the serial interface register on the falling edge of the clock applied to the CLK terminal. DACA 12 O DAC A analog output DACB 11 O DAC B analog output DACC 10 O DAC C analog output DACD 9 O DAC D analog output DATA 6 I Serial interface digital data input. The digital code for the DAC is clocked into the serial interface register serially. Each data bit is clocked into the register on the falling edge of the clock signal. GND 1 I Ground return and reference terminal LDAC 13 I Load DAC. When this signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is taken from high to low. LOAD 8 I Serial interface load control. When the LDAC terminal is low, the falling edge of the LOAD signal latches the digital data into the output latch and immediately produces the analog voltage at the DAC output terminal. REFA 2 I Reference voltage input to DAC A. This voltage defines the output analog range. REFB 3 I Reference voltage input to DAC B. This voltage defines the analog output range. REFC 4 I Reference voltage input to DAC C. This voltage defines the analog output range. REFD 5 I Reference voltage input to DAC D. This voltage defines the analog output range. VDD 14 I Positive supply voltage 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 detailed description The TLV5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with 256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected to GND and the other end is fed from the output of the reference input buffer. Monotonicity is maintained by use of the resistor strings. Linearity depends upon the matching of the resistor segments and upon the performance of the output buffer. Since the inputs are buffered, the DACs always presents a high-impedance load to the reference source. Each DAC output is buffered by a configurable-gain output amplifier, which can be programmed to times 1 or times 2 gain. On power up, the DACs are reset to CODE 0. Each output voltage is given by: V (DACA|B|C|D)(cid:2)REF(cid:0)CODE(cid:0)(1(cid:1)RNG bit value) O 256 where CODE is in the range 0 to 255 and the range (RNG) bit is a 0 or 1 within the serial control word. Table 1. Ideal Output Transfer D7 D6 D5 D4 D3 D2 D1 D0 OUTPUT VOLTAGE 0 0 0 0 0 0 0 0 GND 0 0 0 0 0 0 0 1 (1/256) × REF (1+RNG) • • • • • • • • • • • • • • • • • • 0 1 1 1 1 1 1 1 (127/256) × REF (1+RNG) 1 0 0 0 0 0 0 0 (128/256) × REF (1+RNG) • • • • • • • • • • • • • • • • • • 1 1 1 1 1 1 1 1 (255/256) × REF (1+RNG) data interface With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When LDAC is high during serial programming, the new value is stored within the device and can be transferred to the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered MSB first. Data transfers using two 8-clock-cycle periods are shown in Figures 3 and 4. Table 2 lists the A1 and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output range. When RNG = low, the output range is between the applied reference voltage and GND, and when RNG = high, the range is between twice the applied reference voltage and GND. Table 2. Serial Input Decode A1 A0 DAC UPDATED 0 0 DACA 0 1 DACB 1 0 DACC 1 1 DACD POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 CLK tsu(DATA-CLK) tsu(LOAD-CLK) tv(DATA-CLK) DATA A1 A0 RNG D7 D6 D5 D4 D3 D2 D1 D0 tsu(CLK-LOAD) tw(LOAD) LOAD DAC Update Figure 1. LOAD-Controlled Update (LDAC = Low) CLK tsu(DATA-CLK) tv(DATA-CLK) DATA A1 A0 RNG D7 D6 D5 D4 D3 D2 D1 D0 tsu(LOAD-LDAC) LOAD tw(LDAC) LDAC DAC Update Figure 2. LDAC-Controlled Update 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

CLK Low CLK ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎ DATA A1 A0 RNG D7 D6 D5 D4 D3 D2 D1 D0 ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎ LOAD LDAC Figure 3. Load Controlled Update Using 8-Bit Serial Word (LDAC = Low) P OS CLK Low T O FF CLK IC E B Q OX ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎÎ U 6 A 553 DATA ÎÎÎÎÎÎÎÎÎÎÎ A1 A0 RNGÎÎÎ D7 D6 D5 D4 D3 D2 D1 D0ÎÎÎÎÎ D 03 R D• U A P L LA LOAD L S E , TE 8 XAS LDAC -D 7 I 5 G 265 Figure 4. LDAC Controlled Update Using 8-Bit Serial Word IT S A LA L S - 1 T 10 O B – J -A A N N U A AR LTL Y 19 OGV5 95 – C62 R O0 EV NC IS V, E T D EL AP RV R T5 IL E6 5 1997 RS20I

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 linearity, offset, and gain error using single-end supplies When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset voltage, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage. The output amplifier, therefore, attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V. The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 5. Output Voltage 0 V DAC Code Negative Offset Figure 5. Effect of Negative Offset (Single Supply) This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below ground. For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single-supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. The code is calculated from the maximum specification for the negative offset. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 equivalent inputs and outputs INPUT CIRCUIT OUTPUT CIRCUIT VDD VDD _ Input from Decoded DAC + DAC Register String Vref × 1 Voltage Output Input Output 84 kW To DAC Resistor Range × 2 ISINK String Select 60 m A 84 kW Typical GND GND absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage (V – GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V DD Digital input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to V + 0.3 V DD Reference input voltage range, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to V + 0.3 V ID DD Operating free-air temperature range, T :TLV5620C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C A TLV5620I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C Storage temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50°C to 150°C stg Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C †Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions MIN NOM MAX UNIT Supply voltage, VDD 2.7 3.3 5.25 V High-level input voltage, VIH 0.8 VDD V Low-level input voltage, VIL 0.8 V Reference voltage, Vref [A|B|C|D], x1 gain VDD–1.5 V Load resistance, RL 10 kW Setup time, data input, tsu(DATA-CLK) (see Figures 1 and 2) 50 ns Valid time, data input valid after CLK↓, tv(DATA-CLK) (see Figures 1 and 2) 50 ns Setup time, CLK eleventh falling edge to LOAD, tsu(CLK-LOAD) (see Figure 1) 50 ns Setup time, LOAD↑ to CLK↓, tsu(LOAD-CLK) (see Figure 1) 50 ns Pulse duration, LOAD, tw(LOAD) (see Figure 1) 250 ns Pulse duration, LDAC, tw(LDAC) (see Figure 2) 250 ns Setup time, LOAD↑ to LDAC↓,tsu(LOAD-LDAC) (see Figure 2) 0 ns CLK frequency 1 MHz TLV5620C 0 70 OOppeerraattiinngg ffrreeee-aaiirr tteemmppeerraattuurree, TTAA °°CC TLV5620I –40 85 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 electrical characteristics over recommended operating free-air temperature range, V = 3 V to 3.6 V, V = 2 V, × 1 gain output range (unless otherwise noted) DD ref PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IIH High-level input current VI = VDD ±10 m A IIL Low-level input current VI = 0 V ±10 m A IO(sink) Output sink current 20 m A EEaacchh DDAACC oouuttppuutt IO(source) Output source current 1 mA Input capacitance 15 CCii ppFF Reference input capacitance 15 IDD Supply current VDD = 3.3 V 2 mA Iref Reference input current VDD = 3.3 V, Vref = 1.5 V ±10 m A EL Linearity error (end point corrected) Vref = 1.25 V, ×2 gain, See Note 1 ±1 LSB ED Differential linearity error Vref = 1.25 V, ×2 gain, See Note 2 ±0.9 LSB EZS Zero-scale error Vref = 1.25 V, ×2 gain, See Note 3 0 30 mV Zero-scale error temperature coefficient Vref = 1.25 V, ×2 gain, See Note 4 10 m V/°C EFS Full-scale error Vref = 1.25 V, ×2 gain, See Note 5 ±60 mV Full-scale error temperature coefficient Vref = 1.25 V, ×2 gain, See Note 6 ±25 m V/°C PSRR Power-supply sensitivity See Notes 7 and 8 0.5 mV/V NOTES: 1. Integral nonlinearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects of zero code and full-scale errors). 2. Differential nonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code. 3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero. 4. Zero-scale error temperature coefficient is given by: ZSETC = [ZSE(Tmax) – ZSE(Tmin)]/Vref × 106/(Tmax – Tmin). 5. Full-scale error is the deviation from the ideal full-scale output (Vref – 1 LSB) with an output load of 10 kW . 6. Full-scale error temperature coefficient is given by: FSETC = [FSE(Tmax) – FSE (Tmin)]/Vref × 106/(Tmax – Tmin). 7. Zero-scale error rejection ratio (ZSE-RR) is measured by varying the VDD voltage from 4.5 V to 5.5 V dc and measuring the effect of this signal on the zero-code output voltage. 8. Full-scale error rejection ratio (FSE-RR) is measured by varing the VDD voltage from 3 V to 3.6 V dc and measuring the effect of this signal on the full-scale output voltage. operating characteristics over recommended operating free-air temperature range, V = 3 V to 3.6 V, V = 2 V, × 1 gain output range (unless otherwise noted) DD ref TEST CONDITIONS MIN TYP MAX UNIT Output slew rate CL = 100 pF RL = 10 kW 1 V/m s Output settling time To ±0.5 LSB, CL = 100 pF, RL = 10 kW , See Note 9 10 m s Large-signal bandwidth Measured at –3 dB point 100 kHz Digital crosstalk CLK = 1-MHz square wave measured at DACA-DACD –50 dB Reference feedthrough See Note 10 –60 dB Channel-to-channel isolation See Note 11 –60 dB Reference input bandwidth See Note 12 100 kHz NOTES: 9. Settling time is the time between a LOAD falling edge and the DAC output reaching full-scale voltage within ±0.5 LSB starting from an initial output voltage equal to zero. 10. Reference feedthrough is measured at any DAC output with an input code = 00 hex with a Vref input = 1 V dc + 1 VPP at 10 kHz. 11. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex with Vref input = 1 V dc + 1 VPP at 10 kHz. 12. Reference bandwidth is the –3 dB bandwidth with an input at Vref = 1.25 V dc + 2 VPP and with a digital input code of full-scale. 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 PARAMETER MEASUREMENT INFORMATION TLV5620 DACA DACB DDAACCCD 10 kW CL = 100 pF Figure 6. Slew, Settling Time, and Linearity Measurements TYPICAL CHARACTERISTICS POSITIVE RISE TIME AND SETTLING TIME NEGATIVE FALL TIME AND SETTLING TIME 3 3 2.5 2.5 2 2 VDD = 3 V V V TA = 25°C – – Code FF to ge 1.5 ge 1.5 00 Hex a a olt olt Range = ×2 ut V 1 VDD = 3 V ut V 1 V(sreeef =N o1.t2e5 A V) utp TA = 25°C utp O 0.5 Code 00 to O 0.5 – – FF Hex O O V 0 Range = ×2 V 0 Vref = 1.25 V (see Note A) –0.5 –0.5 –1 –1 0 2 4 6 8 10 12 14 16 18 20 0 2 4 6 8 10 12 14 16 18 20 Time – m s Time – m s NOTE A: Rise time = 2.05 m s, positive slew rate = 0.96 V/m s, settling NOTE A: Fall time = 4.25 m s, negative slew rate = 0.46 V/m s, settling time = 4.5 m s. time = 8.5 m s. Figure 7 Figure 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 TYPICAL CHARACTERISTICS DAC OUTPUT VOLTAGE DAC OUTPUT VOLTAGE vs vs OUTPUT LOAD OUTPUT LOAD 1.6 3 2.8 1.4 V 2.6 – – V ge 1.2 Voltage 22..42 ut Volta 1 put 2 Outp 0.8 Out AC C 1.8 D 0.6 A – D – O 1.6 VDD = 3 V, VO 0.4 V 1.4 Vref = 1.5 V, VDD = 3 V, Range = 2x Vref = 1.5 V, 0.2 1.2 Range = 1x 1 0 0 10 20 30 40 50 60 70 80 90 100 0 10 20 30 40 50 60 70 80 90 100 RL – Output Load – kW RL – Output Load – kW Figure 9 Figure 10 SUPPLY CURRENT vs TEMPERATURE 1.2 Range = ×2 Input Code = 255 1.15 VDD = 3 V Vref = 1.25 V A 1.1 m – nt 1.05 e r r u C 1 y pl p u 0.95 S – D D 0.9 I 0.85 0.8 –50 0 50 100 t – Temperature – °C Figure 11 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS110B – JANUARY 1995 – REVISED APRIL 1997 APPLICATION INFORMATION TLV5620 _ VO DACA + DACB DACC R DACD NOTE A: Resistor R (cid:0) 10 kW Figure 12. Output Buffering Scheme POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) TLV5620CD ACTIVE SOIC D 14 50 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 TLV5620C & no Sb/Br) TLV5620CDG4 ACTIVE SOIC D 14 50 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 TLV5620C & no Sb/Br) TLV5620CDR ACTIVE SOIC D 14 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM 0 to 70 TLV5620C & no Sb/Br) TLV5620CN ACTIVE PDIP N 14 25 Green (RoHS NIPDAU N / A for Pkg Type 0 to 70 TLV5620CN & no Sb/Br) TLV5620ID ACTIVE SOIC D 14 50 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 TLV5620I & no Sb/Br) TLV5620IDG4 ACTIVE SOIC D 14 50 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 TLV5620I & no Sb/Br) TLV5620IDR ACTIVE SOIC D 14 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 TLV5620I & no Sb/Br) TLV5620IN ACTIVE PDIP N 14 25 Green (RoHS NIPDAU N / A for Pkg Type -40 to 85 TLV5620IN & no Sb/Br) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 26-Feb-2019 TAPE AND REEL INFORMATION *Alldimensionsarenominal Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1 Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant (mm) W1(mm) TLV5620IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 PackMaterials-Page1

PACKAGE MATERIALS INFORMATION www.ti.com 26-Feb-2019 *Alldimensionsarenominal Device PackageType PackageDrawing Pins SPQ Length(mm) Width(mm) Height(mm) TLV5620IDR SOIC D 14 2500 350.0 350.0 43.0 PackMaterials-Page2

IMPORTANTNOTICEANDDISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated