PIC24FJ64GB004 Family Data Sheet 28/44-Pin, 16-Bit, Flash Microcontrollers with USB On-The-Go (OTG) and nanoWatt XLP Technology  2010 Microchip Technology Inc. DS39940D

Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. • Microchip is willing to work with the customer who is concerned about the integrity of their code. • Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device Trademarks applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, dsPIC, and may be superseded by updates. It is your responsibility to KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, ensure that your application meets with your specifications. PIC32 logo, rfPIC and UNI/O are registered trademarks of MICROCHIP MAKES NO REPRESENTATIONS OR Microchip Technology Incorporated in the U.S.A. and other WARRANTIES OF ANY KIND WHETHER EXPRESS OR countries. IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, INCLUDING BUT NOT LIMITED TO ITS CONDITION, MXDEV, MXLAB, SEEVAL and The Embedded Control QUALITY, PERFORMANCE, MERCHANTABILITY OR Solutions Company are registered trademarks of Microchip FITNESS FOR PURPOSE. Microchip disclaims all liability Technology Incorporated in the U.S.A. arising from this information and its use. Use of Microchip Analog-for-the-Digital Age, Application Maestro, CodeGuard, devices in life support and/or safety applications is entirely at dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, the buyer’s risk, and the buyer agrees to defend, indemnify and ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial hold harmless Microchip from any and all damages, claims, Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified suits, or expenses resulting from such use. No licenses are logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code conveyed, implicitly or otherwise, under any Microchip Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, intellectual property rights. PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. © 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. ISBN: 978-1-60932-439-1 Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. DS39940D-page 2  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 28/44-Pin, 16-Bit, Flash Microcontrollers with USB On-The-Go (OTG) and nanoWatt XLP Technology Universal Serial Bus Features: Power Management Modes: • USB v2.0 On-The-Go (OTG) Compliant • Selectable Power Management modes with nanoWatt • Dual Role Capable – can act as either Host or Peripheral XLP Technology for Extremely Low Power: • Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB - Deep Sleep mode allows near total power-down Operation in Host mode (20nA typical and 500 nA with RTCC or WDT), • Full-Speed USB Operation in Device mode along with the ability to wake-up on external triggers • High-Precision PLL for USB or self-wake on programmable WDT or RTCC alarm • 0.25% Accuracy using Internal Oscillator – No External - Extreme low-power DSBOR for Deep Sleep, Crystal Required LPBOR for all other modes • Internal Voltage Boost Assist for USB Bus Voltage - Sleep mode shuts down peripherals and core for Generation substantial power reduction, fast wake-up • Interface for Off-Chip Charge Pump for USB Bus - Idle mode shuts down the CPU and peripherals for Voltage Generation significant power reduction, down to 4.5 A typical • Supports up to 32 Endpoints (16 bidirectional): - Doze mode enables CPU clock to run slower than - USB module can use any RAM location on the peripherals device as USB endpoint buffers - Alternate Clock modes allow on-the-fly switching to • On-Chip USB Transceiver a lower clock speed for selective power reduction • Interface for Off-Chip USB Transceiver during Run mode down to 15 A typical • Supports Control, Interrupt, Isochronous and Bulk Transfers • On-Chip Pull-up and Pull-Down Resistors Special Microcontroller Features: • Operating Voltage Range of 2.0V to 3.6V High-Performance CPU: • Self-Reprogrammable under Software Control • 5.5V Tolerant Input (digital pins only) • Modified Harvard Architecture • High-Current Sink/Source (18mA/18mA) on All I/O Pins • Up to 16 MIPS Operation @ 32MHz • Flash Program Memory: • 8MHz Internal Oscillator with 0.25% Typical Accuracy: - 10,000 erase/write cycle endurance (minimum) - 96 MHz PLL - 20-year data retention minimum - Multiple divide options - Selectable write protection boundary • 17-Bit x 17-Bit Single-Cycle Hardware • Fail-Safe Clock Monitor Operation: Fractional/integer Multiplier - Detects clock failure and switches to on-chip • 32-Bit by 16-Bit Hardware Divider FRC oscillator • 16 x 16-Bit Working Register Array • On-Chip 2.5V Regulator • C Compiler Optimized Instruction Set Architecture: • Power-on Reset (POR), Power-up Timer (PWRT) - 76 base instructions and Oscillator Start-up Timer (OST) - Flexible addressing modes • Two Flexible Watchdog Timers (WDT) for Reliable • Linear Program Memory Addressing up to 12Mbytes Operation: • Linear Data Memory Addressing up to 64 Kbytes - Standard programmable WDT for normal operation • Two Address Generation Units for Separate Read and - Extreme low-power WDT with programmable Write Addressing of Data Memory period of 2ms to 26days for Deep Sleep mode • In-Circuit Serial Programming™ (ICSP™) and In-Circuit Debug (ICD) via 2 Pins • JTAG Boundary Scan Support y Remappable Peripherals r PDICev2i4cFeJ Pins ogram Memo(Bytes) SRAM(Bytes) emappable Pins Timers 16-Bit CaptureInput mpare/PWMOutput UART w/®IrDA SPI 2IC™ 10-Bit A/D(ch) Comparators PMP/PSP RTCC CTMU USB OTG Pr R Co 32GB002 28 32K 8K 15 5 5 5 2 2 2 9 3 Y Y Y Y 64GB002 28 64K 8K 15 5 5 5 2 2 2 9 3 Y Y Y Y 32GB004 44 32K 8K 25 5 5 5 2 2 2 13 3 Y Y Y Y 64GB004 44 64K 8K 25 5 5 5 2 2 2 13 3 Y Y Y Y  2010 Microchip Technology Inc. DS39940D-page 3

PIC24FJ64GB004 FAMILY Analog Features: • Hardware Real-Time Clock/Calendar (RTCC): - Provides clock, calendar and alarm functions • 10-Bit, up to 13-Channel Analog-to-Digital (A/D) - Functions even in Deep Sleep mode Converter: • Two 3-Wire/4-Wire SPI modules (support 4 Frame - 500ksps conversion rate modes) with 8-Level FIFO Buffer - Conversion available during Sleep and Idle • Two I2C™ modules support Multi-Master/Slave mode • Three Analog Comparators with Programmable and 7-Bit/10-Bit Addressing Input/Output Configuration • Two UART modules: • Charge Time Measurement Unit (CTMU): - Supports RS-485, RS-232 and LIN/J2602 - Supports capacitive touch sensing for touch - On-chip hardware encoder/decoder for IrDA® screens and capacitive switches - Auto-wake-up on Start bit - Provides high-resolution time measurement and - Auto-Baud Detect (ABD) simple temperature sensing - 4-level deep FIFO buffer • Five 16-Bit Timers/Counters with Programmable Peripheral Features: Prescaler • Five 16-Bit Capture Inputs, each with a Dedicated Time • Peripheral Pin Select: Base - Allows independent I/O mapping of many peripherals • Five 16-Bit Compare/PWM Outputs, each with a - Up to 25 available pins (44-pin devices) Dedicated Time Base - Continuous hardware integrity checking and safety • Programmable, 32-Bit Cyclic Redundancy Check (CRC) interlocks prevent unintentional configuration changes Generator • 8-Bit Parallel Master Port (PMP/PSP): • Configurable Open-Drain Outputs on Digital I/O Pins - Up to 16-bit multiplexed addressing, with up to • Up to 3 External Interrupt Sources 11 dedicated address pins on 44-pin devices - Programmable polarity on control lines - Supports legacy Parallel Slave Port Pin Diagrams 28-Pin SPDIP, SOIC, SSOP(1) MCLR 1 28 VDD PGED3/AN0/C3INC/VREF+/ASDA1(2)/RP5/PMD7/CTED1/VBUSVLD/VCMPST1/CN2/RA0 2 27 VSS PGEC3/AN1/C3IND/VREF-/ASCL1(2)/RP6/PMD6/CTED2/SESSVLD/VCMPST2/CN3/RA1 3 P 26 AN9/C3INA/VBUSCHG/RP15/VBUSST/CN11/RB15 PGED1/AN2/C2INB/DPH/RP0/PMD0/CN4/RB0 4 IC 25 AN10/C3INB/CVREF/VCPCON/VBUSON/RP14/CN12/RB14 PGEC1/AN3/C2INA/DMH/RP1/PMD1/CN5/RB1 5 2 24 AN11/C1INC/RP13/PMRD/REFO/SESSEND/CN13/RB13 4 AN4/C1INB/DPLN/SDA2/RP2/PMD2/CN6/RB2 6 F 23 VUSB AN5/C1INA/DMLN/RTCC/SCL2/RP3/PMWR/CN7/RB3 7 JX 22 PGEC2/D-/VMIO/RP11/CN15/RB11 VSS 8 X 21 PGED2/D+/VPIO/RP10/CN16/RB10 OSCI/CLKI/C1IND/PMCS1/CN30/RA2 9 GB 20 VCAP/VDDCORE OSCO/CLKO/PMA0/CN29/RA3 10 0 19 DISVREG SOSCI/C2IND/RP4/PMBE/CN1/RB4 11 02 18 TDO/SDA1/RP9/PMD3/RCV/CN21/RB9 SOSCO/SCLKI/T1CK/C2INC/PMA1/CN0/RA4 12 17 TCK/USBOEN/SCL1/RP8/PMD4/CN22/RB8 VDD 13 16 TDI/RP7/PMD5/INT0/CN23/RB7 TMS/USBID/CN27/RB5 14 15 VBUS Legend: RPn represents remappable peripheral pins. Note 1: Gray shading indicates 5.5V tolerant input pins. 2: Alternative multiplexing for SDA1 and SCL1 when the I2C1SEL bit is set. DS39940D-page 4  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY Pin Diagrams 0 A 2/CN3/RA1ST1/CN2/R PSTMP MC 28-Pin QFN(1,3) (2)-/ASCL1/RP6/PMD6/CTED2/SESSVLD/VREFC(2)+/ASDA1/RP5/PMD7/CTED1/VBUSVLD/VREF G/RP15/VBUSST/CN11/RB15/VBUSON/RP14/CN12/RB14CPCON C3IND/VC3INC/V BUSCHC/VVREF N1/N0/ A/VNB/ PGEC3/APGED3/AMCLR VDD VSSAN9/C3INAN10/C3I 28272625242322 PGED1/AN2/C2INB/DPH/RP0/PMD0/CN4/RB0 1 21 AN11/C1INC/RP13/PMRD/REFO/SESSEND/CN13/RB13 PGEC1/AN3/C2INA/DMH/RP1/PMD1/CN5/RB1 2 20 VUSB AN4/C1INB/DPLN/SDA2/RP2/PMD2/CN6/RB2 3 19 PGEC2/D-/VMIO/RP11/CN15/RB11 PIC24FJXXGB002 AN5/C1INA/DMLN/RTCC/SCL2/RP3/PMWR/CN7/RB3 4 18 PGED2/D+/VPIO/RP10/CN16/RB10 VSS 5 17 VCAP/VDDCORE OSCI/CLKI/C1IND/PMCS1/CN30/RA2 6 16 DISVREG OSCO/CLKO/PMA0/CN29/RA3 7 15 TDO/SDA1/RP9/PMD3/RCV/CN21/RB9 8 91011121314 CN1/RB4 CN0/RA4VDD N27/RB5VBUS N23/RB7N22/RB8 SOSCI/C2IND/RP4/PMBE/ O/SCLKI/T1CK/C2INC/PMA1/ TMS/USBID//C TDI/RP7/PMD5/INT0/CUSBOEN/SCL1/RP8/PMD4/C C K/ S C O T S Legend: RPn represents remappable peripheral pins. Note 1: Gray shading indicates 5.5V tolerant input pins. 2: Alternative multiplexing for SDA1 and SCL1 when the I2C1SEL bit is set. 3: The back pad on QFN devices should be connected to VSS.  2010 Microchip Technology Inc. DS39940D-page 5

PIC24FJ64GB004 FAMILY Pin Diagrams 44-PIN TQFP, 44-Pin QFN(1,3) 8 4 B A R R 2/ 0/ 2 N EN/SCL1/RP8/PMD4/CNMD5/INT0/CN23/RB7 USBID/RB5 PMA3/CN26/RC5PMA4/CN25/RC4RP19/PMBE/CN28/RC3MA9/RA9O/SCLKI/T1CK/C2INC/C USBORP7/PVBUSCN27/VDDVSSRP21/RP20/AN12/TDI/PSOSC 43210987654 SDA1/RP9/PMD3/RCV/CN21/RB9 1 4444433333333 SOSCI/C2IND/RP4/CN1/RB4 RP22/PMA1/CN18/RC6 2 32 TDO/PMA8/RA8 RP23/PMA0/CN17/RC7 3 31 OSCO/CLKO/CN29/RA3 RP24/PMA5/CN20/RC8 4 30 OSCI/CLKI/C1IND/PMCS1/CN30/RA2 RP25/PMA6/CN19/RC9 5 29 VSS DISVREG 6 PIC24FJXXGB004 28 VDD VCAP/VDDCORE 7 27 AN8/RP18/PMA2/CN10/RC2 PGED2/D+/VPIO/RP10/CN16/RB10 8 26 AN7/RP17/CN9/RC1 PGEC2/D-/VMIO/RP11/CN15/RB11 9 25 AN6/RP16/CN8/RC0 VUSB 10 24 AN5/C1INA/DMLN/RTCC/SCL2/RP3/PMWR/CN7/RB3 AN11/C1INC/RP13/REFO/PMRD/SESSEND/CN13/RB13 11 23 AN4/C1INB/DPLN/SDA2/RP2/PMD2/CN6/RB2 23456789012 11111111222 07745 S DR0101 TMS/PMA10/RA1TCK/PMA7/RATCK/PMA7/RA3INB/CV/V/VBUSON/RP14/CN12/RB1REFCPCONN9/C3INA/VBUSCHG/RP15/VBUSST/CN11/RB1AVSAVDMCLRP5/PMD7/CTED1/VBUSVLD/V1/CN2/RACMPSTRP6/PMD6/CTED2/SESSVLD/V2/CN3/RACMPST PGED1/AN2/C2INB/DPH/RP0/PMD0/CN4/RBPGEC1/AN3/C2INA/DMH/RP1/PMD1/CN5/RB AN10/CA (2)PGED3/AN0/C3INC/V+/ASDA1/REF(2) PGEC3/AN1/C3IND/V-/ASCL1/REF Legend: RPn represents remappable peripheral pins. Note 1: Gray shading indicates 5.5V tolerant input pins. 2: Alternative multiplexing for SDA1 and SCL1 when the I2C1SEL bit is set. 3: The back pad on QFN devices should be connected to VSS. DS39940D-page 6  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY Table of Contents 1.0 Device Overview..........................................................................................................................................................................9 2.0 Guidelines for Getting Started with 16-bit Microcontrollers........................................................................................................19 3.0 CPU ...........................................................................................................................................................................................25 4.0 Memory Organization.................................................................................................................................................................31 5.0 Flash Program Memory..............................................................................................................................................................55 6.0 Resets........................................................................................................................................................................................63 7.0 Interrupt Controller.....................................................................................................................................................................69 8.0 Oscillator Configuration............................................................................................................................................................107 9.0 Power-Saving Features............................................................................................................................................................117 10.0 I/O Ports...................................................................................................................................................................................127 11.0 Timer1......................................................................................................................................................................................149 12.0 Timer2/3 and Timer4/5 ............................................................................................................................................................151 13.0 Input Capture with Dedicated Timers.......................................................................................................................................157 14.0 Output Compare with Dedicated Timers..................................................................................................................................161 15.0 Serial Peripheral Interface (SPI)...............................................................................................................................................171 16.0 Inter-Integrated Circuit (I2C™).................................................................................................................................................181 17.0 Universal Asynchronous Receiver Transmitter (UART)...........................................................................................................189 18.0 Universal Serial Bus with On-The-Go Support (USB OTG).....................................................................................................197 19.0 Parallel Master Port (PMP).......................................................................................................................................................231 20.0 Real-Time Clock and Calendar (RTCC) ..................................................................................................................................241 21.0 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator........................................................................................253 22.0 10-Bit High-Speed A/D Converter............................................................................................................................................259 23.0 Triple Comparator Module........................................................................................................................................................269 24.0 Comparator Voltage Reference................................................................................................................................................273 25.0 Charge Time Measurement Unit (CTMU)................................................................................................................................275 26.0 Special Features......................................................................................................................................................................279 27.0 Development Support...............................................................................................................................................................293 28.0 Instruction Set Summary..........................................................................................................................................................297 29.0 Electrical Characteristics..........................................................................................................................................................305 30.0 Packaging Information..............................................................................................................................................................327 Appendix A: Revision History.............................................................................................................................................................341 The Microchip Web Site.....................................................................................................................................................................349 Customer Change Notification Service..............................................................................................................................................349 Customer Support..............................................................................................................................................................................349 Reader Response..............................................................................................................................................................................350 Product Identification System............................................................................................................................................................351  2010 Microchip Technology Inc. DS39940D-page 7

PIC24FJ64GB004 FAMILY TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback. Most Current Data Sheet To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000). Errata An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following: • Microchip’s Worldwide Web site; http://www.microchip.com • Your local Microchip sales office (see last page) When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. DS39940D-page 8  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 1.0 DEVICE OVERVIEW • Instruction-Based Power-Saving Modes: There are three instruction-based power-saving modes: This document contains device-specific information for - Idle Mode – The core is shut down while leaving the following devices: the peripherals active. • PIC24FJ32GB002 • PIC24FJ32GB004 - Sleep Mode – The core and peripherals that • PIC24FJ64GB002 • PIC24FJ64GB004 require the system clock are shut down, leaving the peripherals active that use their own clock or This family expands on the existing line of Microchip‘s the clock from other devices. 16-bit microcontrollers, combining an expanded - Deep Sleep Mode – The core, peripherals peripheral feature set and enhanced computational (except RTCC and DSWDT), Flash and SRAM performance with a new connectivity option: USB are shut down for optimal current savings to On-The-Go (OTG). The PIC24FJ64GB004 family extend battery life for portable applications. provides a new platform for high-performance USB applications which may need more than an 8-bit 1.1.3 OSCILLATOR OPTIONS AND platform, but do not require the power of a digital signal FEATURES processor. All of the devices in the PIC24FJ64GB004 family offer 1.1 Core Features five different oscillator options, allowing users a range of choices in developing application hardware. These 1.1.1 16-BIT ARCHITECTURE include: • Two Crystal modes using crystals or ceramic Central to all PIC24F devices is the 16-bit modified resonators. Harvard architecture, first introduced with Microchip’s dsPIC® digital signal controllers. The PIC24F CPU core • Two External Clock modes offering the option of a offers a wide range of enhancements, such as: divide-by-2 clock output. • A Fast Internal RC Oscillator (FRC) with a • 16-bit data and 24-bit address paths with the nominal 8MHz output, which can also be divided ability to move information between data and under software control to provide clock speeds as memory spaces low as 31kHz. • Linear addressing of up to 12Mbytes (program • A Phase Lock Loop (PLL) frequency multiplier space) and 64Kbytes (data) available to the external oscillator modes and the • A 16-element working register array with built-in FRC Oscillator, which allows clock speeds of up software stack support to 32MHz. • A 17 x 17 hardware multiplier with support for • A separate Low-Power Internal RC Oscillator integer math (LPRC) with a fixed 31kHz output, which pro- • Hardware support for 32 by 16-bit division vides a low-power option for timing-insensitive • An instruction set that supports multiple applications. addressing modes and is optimized for high-level The internal oscillator block also provides a stable languages, such as ‘C’ reference source for the Fail-Safe Clock Monitor. This • Operational performance up to 16 MIPS option constantly monitors the main clock source against a reference signal provided by the internal 1.1.2 POWER-SAVING TECHNOLOGY oscillator and enables the controller to switch to the All of the devices in the PIC24FJ64GB004 family internal oscillator, allowing for continued low-speed incorporate a range of features that can significantly operation or a safe application shutdown. reduce power consumption during operation. Key items include: 1.1.4 EASY MIGRATION • On-the-Fly Clock Switching: The device clock Regardless of the memory size, all devices share the can be changed under software control to the same rich set of peripherals, allowing for a smooth Timer1 source or the internal, Low-Power Internal migration path as applications grow and evolve. The RC Oscillator during operation, allowing the user consistent pinout scheme used throughout the entire to incorporate power-saving ideas into their family also aids in migrating from one device to the next software designs. larger device. • Doze Mode Operation: When timing-sensitive The PIC24F family is pin-compatible with devices in the applications, such as serial communications, dsPIC33 family, and shares some compatibility with the require the uninterrupted operation of peripherals, pinout schema for PIC18 and dsPIC30 devices. This the CPU clock speed can be selectively reduced, extends the ability of applications to grow from the allowing incremental power savings without relatively simple, to the powerful and complex, yet still missing a beat. selecting a Microchip device.  2010 Microchip Technology Inc. DS39940D-page 9

PIC24FJ64GB004 FAMILY 1.2 USB On-The-Go • Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be The PIC24FJ64GB004 family of devices introduces reconfigured for enhanced parallel data communi- USB On-The-Go functionality on a single chip to lower cations. In this mode, the port can be configured pin count Microchip devices. This module provides for both master and slave operations, and on-chip functionality as a target device compatible with supports 8-bit and 16-bit data transfers with up to the USB 2.0 standard, as well as limited stand-alone 12 external address lines in Master modes. functionality as a USB embedded host. By implement- • Real-Time Clock/Calendar: This module ing USB Host Negotiation Protocol (HNP), the module implements a full-featured clock and calendar with can also dynamically switch between device and host alarm functions in hardware, freeing up timer operation, allowing for a much wider range of versatile resources and program memory space for the use USB-enabled applications on a microcontroller of the core application. platform. In addition to USB host functionality, PIC24FJ64GB004 1.4 Details on Individual Family family devices provide a true single chip USB solution, Members including an on-chip transceiver and a voltage boost generator for sourcing bus power during host Devices in the PIC24FJ64GB004 family are available operations. in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure1-1. 1.3 Other Special Features The devices are differentiated from each other in several ways: • Peripheral Pin Select: The Peripheral Pin Select feature allows most digital peripherals to be • Flash Program Memory: mapped over a fixed set of digital I/O pins. Users - PIC24FJ32GB0 devices – 32 Kbytes may independently map the input and/or output of - PIC24FJ64GB0 devices – 64 Kbytes any one of the many digital peripherals to any one • Available I/O Pins and Ports: of the I/O pins. - 28-pin devices – 19 pins on two ports • Communications: The PIC24FJ64GB004 family incorporates a range of serial communication - 44-pin devices – 33 pins on three ports peripherals to handle a range of application • Available Interrupt-on-Change Notification (ICN) requirements. There are two independent I2C™ Inputs: modules that support both Master and Slave - 28-pin devices – 19 modes of operation. Devices also have, through - 44-pin devices – 29 the Peripheral Pin Select (PPS) feature, two • Available Remappable Pins: independent UARTs with built-in IrDA® - 28-pin devices – 15 pins encoder/decoders and two SPI modules. - 44-pin devices – 25 pins • Analog Features: All members of the PIC24FJ64GB004 family include a 10-bit A/D • Available PMP Address Pins: Converter module and a triple comparator - 28-pin devices – 3 pins module. The A/D module incorporates program- - 44-pin devices – 12 pins mable acquisition time, allowing for a channel to • Available A/D Input Channels: be selected and a conversion to be initiated - 28-pin devices – 9 pins without waiting for a sampling period, as well as - 44-pin devices – 12 pins faster sampling speeds. The comparator module includes three analog comparators that are All other features for devices in this family are identical. configurable for a wide range of operations. These are summarized in Table1-1. • CTMU Interface: This module provides a A list of the pin features available on the convenient method for precision time measure- PIC24FJ64GB004 family devices, sorted by function, is ment and pulse generation, and can serve as an shown in Table1-2. Note that this table shows the pin interface for capacitive sensors. location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first. DS39940D-page 10  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GB004 FAMILY Features PIC24FJ32GB002 PIC24FJ64GB002 PIC24FJ32GB004 PIC24FJ64GB004 Operating Frequency DC – 32 MHz Program Memory (bytes) 32K 64K 32K 64K Program Memory (instructions) 11,008 22,016 11,008 22,016 Data Memory (bytes) 8,192 Interrupt Sources (soft vectors/ 45 (41/4) NMI traps) I/O Ports Ports A and B Ports A, B, C Total I/O Pins 19 33 Remappable Pins 15 25 Timers: Total Number (16-bit) 5(1) 32-Bit (from paired 16-bit timers) 2 Input Capture Channels 5(1) Output Compare/PWM Channels 5(1) Input Change Notification Interrupt 19 29 Serial Communications: UART 2(1) SPI (3-wire/4-wire) 2(1) I2C™ 2 Parallel Communications (PMP/PSP) Yes JTAG Boundary Scan Yes 10-Bit Analog-to-Digital Module 9 13 (input channels) Analog Comparators 3 CTMU Interface Yes Resets (and delays) POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock) Instruction Set 76 Base Instructions, Multiple Addressing Mode Variations Packages 28-Pin QFN, SOIC, SSOP and SPDIP 44-Pin QFN and TQFP Note 1: Peripherals are accessible through remappable pins.  2010 Microchip Technology Inc. DS39940D-page 11

PIC24FJ64GB004 FAMILY FIGURE 1-1: PIC24FJ64GB004 FAMILY GENERAL BLOCK DIAGRAM Data Bus Interrupt Controller PORTA(1) 16 8 16 16 (9 I/O) PSV & Table Data Latch Data Access Control Block PCH PCL DataRAM 23 Program Counter Address PORTB Stack Repeat Latch Control Control Logic Logic (14 I/O) 16 23 16 Address Latch Read AGU Write AGU PORTC(1) Program Memory (10 I/O) Data Latch Address Bus EA MUX 16 a 24 at 16 16 D al Inst Latch Liter RP(1) Inst Register RP0:RP25 Instruction Decode & Control Divide OSCO/CLKO Control Signals Support 16 x 16 OSCI/CLKI 17 x 17 W Reg Array Timing Power-up Multiplier Generation Timer Oscillator FRC/LPRC Start-up Timer REFO Oscillators Power-on 16-Bit ALU Reset 16 Precision Band Gap Watchdog Reference Timer DISVREG BOR and RVeoglutalagteor LVD(2) VDDCORE/VCAP VDD,VSS MCLR 10-Bit Timer1 Timer2/3(3) Timer4/5(3) RTCC Comparators(3) USB OTG ADC PMP/PSP 1-I5C(3) PW1-M5(/3O)C ICNs(1) 1S/2P(3I) I12/C2 U1A/2R(3T) CTMU Note 1: Not all I/O pins or features are implemented on all device pinout configurations. See Table1-2 for specific implementations by pin count. 2: BOR functionality is provided when the on-board voltage regulator is enabled. 3: These peripheral I/Os are only accessible through remappable pins. DS39940D-page 12  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP AN0 2 27 19 I ANA A/D Analog Inputs. AN1 3 28 20 I ANA AN2 4 1 21 I ANA AN3 5 2 22 I ANA AN4 6 3 23 I ANA AN5 7 4 24 I ANA AN6 — — 25 I ANA AN7 — — 26 I ANA AN8 — — 27 I ANA AN9 26 23 15 I ANA AN10 25 22 14 I ANA AN11 24 21 11 I ANA AN12 — — 36 I ANA ASCL1 3 28 20 I/O I2C Alternate I2C1 Synchronous Serial Clock Input/Output. ASDA1 2 27 19 I/O I2C Alternate I2C1 Synchronous Serial Data Input/Output. AVDD — — 17 P — Positive Supply for Analog modules. AVSS — — 16 P — Ground Reference for Analog modules. C1INA 7 4 24 I ANA Comparator 1 Input A. C1INB 6 3 23 I ANA Comparator 1 Input B. C1INC 24 21 11 I ANA Comparator 1 Input C. C1IND 9 6 30 I ANA Comparator 1 Input D. C2INA 5 2 22 I ANA Comparator 2 Input A. C2INB 4 1 21 I ANA Comparator 2 Input B. C2INC 12 9 34 I ANA Comparator 2 Input C. C2IND 11 8 33 I ANA Comparator 2 Input D. C3INA 26 23 15 I ANA Comparator 3 Input A. C3INB 25 22 14 I ANA Comparator 3 Input B. C3INC 2 27 19 I ANA Comparator 3 Input C. C3IND 3 28 20 I ANA Comparator 3 Input D. CLKI 9 6 30 I ANA Main Clock Input Connection. CLKO 10 7 31 O — System Clock Output. Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer  2010 Microchip Technology Inc. DS39940D-page 13

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP CN0 12 9 34 I ST Interrupt-on-Change Inputs. CN1 11 8 33 I ST CN2 2 27 19 I ST CN3 3 28 20 I ST CN4 4 1 21 I ST CN5 5 2 22 I ST CN6 6 3 23 I ST CN7 7 4 24 I ST CN8 — — 25 I ST CN9 — — 26 I ST CN10 — — 27 I ST CN11 26 23 15 I ST CN12 25 22 14 I ST CN13 24 21 11 I ST CN15 22 19 9 I ST CN16 21 18 8 I ST CN17 — — 3 I ST CN18 — — 2 I ST CN19 — — 5 I ST CN20 — — 4 I ST CN21 18 15 1 I ST CN22 17 14 44 I ST CN23 16 13 43 I ST CN25 — — 37 I ST CN26 — — 38 I ST CN27 14 11 41 I ST CN28 — — 36 I ST CN29 10 7 31 I ST CN30 9 6 30 I ST CTED1 2 27 19 I ANA CTMU External Edge Input 1. CTED2 3 28 20 I ANA CTMU External Edge Input 2. CVREF 25 22 14 O — Comparator Voltage Reference Output. D+ 21 18 8 I/O — USB Differential Plus Line (internal transceiver). D- 22 19 9 I/O — USB Differential Minus Line (internal transceiver). DMH 5 2 22 O — D- External Pull-up Control Output. DMLN 7 4 24 O — D- External Pull-down Control Output. DPH 4 1 21 O — D+ External Pull-up Control Output. DPLN 6 3 23 O — D+ External Pull-down Control Output. DISVREG 19 16 6 I ST Voltage Regulator Disable. Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer DS39940D-page 14  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP INT0 16 13 43 I ST External Interrupt Input. MCLR 1 26 18 I ST Master Clear (device Reset) Input. This line is brought low to cause a Reset. OSCI 9 6 30 I ANA Main Oscillator Input Connection. OSCO 10 7 31 O ANA Main Oscillator Output Connection. PGEC1 5 2 22 I/O ST In-Circuit Debugger/Emulator/ICSP™ Programming Clock. PGED1 4 1 21 I/O ST In-Circuit Debugger/Emulator/ICSP Programming Data. PGEC2 22 19 9 I/O ST In-Circuit Debugger/Emulator/ICSP Programming Clock. PGED2 21 18 8 I/O ST In-Circuit Debugger/Emulator/ICSP Programming Data. PGEC3 3 28 20 I/O ST In-Circuit Debugger/Emulator/ICSP Programming Clock. PGED3 2 27 19 I/O ST In-Circuit Debugger/Emulator/ICSP Programming Data. PMA0 10 7 3 I/O ST Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes). PMA1 12 9 2 I/O ST Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes). PMA2 — — 27 O — Parallel Master Port Address (Demultiplexed Master modes). PMA3 — — 38 O — PMA4 — — 37 O — PMA5 — — 4 O — PMA6 — — 5 O — PMA7 — — 13 O — PMA8 — — 32 O — PMA9 — — 35 O — PMA10 — — 12 O — PMCS1 9 6 30 I/O ST/TTL Parallel Master Port Chip Select 1 Strobe/Address Bit 15. PMBE 11 8 36 O — Parallel Master Port Byte Enable Strobe. PMD0 4 1 21 I/O ST/TTL Parallel Master Port Data (Demultiplexed Master mode) or PMD1 5 2 22 I/O ST/TTL Address/Data (Multiplexed Master modes). PMD2 6 3 23 I/O ST/TTL PMD3 18 15 1 I/O ST/TTL PMD4 17 14 44 I/O ST/TTL PMD5 16 13 43 I/O ST/TTL PMD6 3 28 20 I/O ST/TTL PMD7 2 27 19 I/O ST/TTL PMRD 24 21 11 O — Parallel Master Port Read Strobe. PMWR 7 4 24 O — Parallel Master Port Write Strobe. Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer  2010 Microchip Technology Inc. DS39940D-page 15

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP RA0 2 27 19 I/O ST PORTA Digital I/O. RA1 3 28 20 I/O ST RA2 9 6 30 I/O ST RA3 10 7 31 I/O ST RA4 12 9 34 I/O ST RA7 — — 13 I/O ST RA8 — — 32 I/O ST RA9 — — 35 I/O ST RA10 — — 12 I/O ST RB0 4 1 21 I/O ST PORTB Digital I/O. RB1 5 2 22 I/O ST RB2 6 3 23 I/O ST RB3 7 4 24 I/O ST RB4 11 8 33 I/O ST RB5 14 11 41 I/O ST RB7 16 13 43 I/O ST RB8 17 14 44 I/O ST RB9 18 15 1 I/O ST RB10 21 18 8 I/O ST RB11 22 19 9 I/O ST RB13 24 21 11 I/O ST RB14 25 22 14 I/O ST RB15 26 23 15 I/O ST RC0 — — 25 I/O ST PORTC Digital I/O. RC1 — — 26 I/O ST RC2 — — 27 I/O ST RC3 — — 36 I/O ST RC4 — — 37 I/O ST RC5 — — 38 I/O ST RC6 — — 2 I/O ST RC7 — — 3 I/O ST RC8 — — 4 I/O ST RC9 — — 5 I/O ST RCV 18 15 1 I ST USB Receive Input (from external transceiver). REFO 24 21 11 O — Reference Clock Output. Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer DS39940D-page 16  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP RP0 4 1 21 I/O ST Remappable Peripheral (input or output). RP1 5 2 22 I/O ST RP2 6 3 23 I/O ST RP3 7 4 24 I/O ST RP4 11 8 33 I/O ST RP5 2 27 19 I/O ST RP6 3 28 20 I/O ST RP7 16 13 43 I/O ST RP8 17 14 44 I/O ST RP9 18 15 1 I/O ST RP10 21 18 8 I/O ST RP11 22 19 9 I/O ST RP13 24 21 11 I/O ST RP14 25 22 14 I/O ST RP15 26 23 15 I/O ST RP16 — — 25 I/O ST RP17 — — 26 I/O ST RP18 — — 27 I/O ST RP19 — — 36 I/O ST RP20 — — 37 I/O ST RP21 — — 38 I/O ST RP22 — — 2 I/O ST RP23 — — 3 I/O ST RP24 — — 4 I/O ST RP25 — — 5 I/O ST RTCC 7 4 24 O — Real-Time Clock Alarm/Seconds Pulse Output. SESSEND 24 21 11 I ST USB VBUS Session End Status Input. SESSVLD 3 28 20 I ST USB VBUS Session Valid Status Input. SCL1 17 14 44 I/O I2C I2C1 Synchronous Serial Clock Input/Output. SCL2 7 4 24 I/O I2C I2C2 Synchronous Serial Clock Input/Output. SDA1 18 15 1 I/O I2C I2C1 Data Input/Output. SDA2 6 3 23 I/O I2C I2C2 Data Input/Output. SOSCI 11 8 33 I ANA Secondary Oscillator/Timer1 Clock Input. SOSCO 12 9 34 O ANA Secondary Oscillator/Timer1 Clock Output. T1CK 12 9 34 I ST Timer1 Clock Input. TCK 17 14 13 I ST JTAG Test Clock Input. TDI 16 13 35 I ST JTAG Test Data Input. TDO 18 15 32 O — JTAG Test Data Output. TMS 14 11 12 I ST JTAG Test Mode Select Input. USBID 14 11 41 I ST USB OTG ID (OTG mode only). USBOEN 17 14 44 O — USB Output Enable Control (for external transceiver). Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer  2010 Microchip Technology Inc. DS39940D-page 17

PIC24FJ64GB004 FAMILY TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED) Pin Number Input Function 28-Pin I/O Description 28-Pin 44-Pin Buffer SPDIP/ QFN QFN/TQFP SOIC/SSOP VBUS 15 12 42 P — USB Voltage, Host mode (5V). VBUSCHG 26 23 15 O — USB External VBUS Control Output VBUSON 25 22 14 O — USB OTG External Charge Pump Control. VBUSST 26 23 15 I ANA USB OTG Internal Charge Pump Feedback Control. VBUSVLD 2 27 19 I ST USB VBUS Valid Status Input. VCAP 20 17 7 P — External Filter Capacitor Connection (regulator enabled). VCPCON 25 22 14 O — USB OTG VBUS PWM/Charge Output. VDD 13, 28 10, 25 28, 40 P — Positive Supply for Peripheral Digital Logic and I/O Pins. VDDCORE 20 17 7 P — Positive Supply for Microcontroller Core Logic (regulator disabled). VMIO 22 19 9 I/O ST USB Differential Minus Input/Output (external transceiver). VPIO 21 18 8 I/O ST USB Differential Plus Input/Output (external transceiver). VREF- 3 28 20 I ANA A/D and Comparator Reference Voltage (low) Input. VREF+ 2 27 19 I ANA A/D and Comparator Reference Voltage (high) Input. VSS 8, 27 5, 24 29, 39 P — Ground Reference for Logic and I/O Pins. VUSB 23 20 10 P — USB Voltage (3.3V). Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output I2C™ = I2C/SMBus input buffer DS39940D-page 18  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 2.0 GUIDELINES FOR GETTING FIGURE 2-1: RECOMMENDED STARTED WITH 16-BIT MINIMUM CONNECTIONS MICROCONTROLLERS C2(2) 2.1 Basic Connection Requirements VDD Getting started with the PIC24FJ64GB004 family of R1 DD SS (1) (1) 16-bit microcontrollers requires attention to a minimal V V R2 set of device pin connections before proceeding with MCLR (EN/DIS)VREG development. VCAP/VDDCORE C1 The following pins must always be connected: C7 PIC24FXXXX • All VDD and VSS pins (see Section2.2 “Power Supply Pins”) VSS VDD C6(2) C3(2) • All AVDD and AVSS pins, regardless of whether or not the analog device features are used VDD D S VSS D S D S (see Section2.2 “Power Supply Pins”) V V D S A A V V • MCLR pin (see Section2.3 “Master Clear (MCLR) Pin”) C5(2) C4(2) • ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section2.4 “Voltage Regulator Pins Key (all values are recommendations): (ENVREG/DISVREG and VCAP/VDDCORE)”) C1 through C6: 0.1 F, 20V ceramic These pins must also be connected if they are being C7: 10 F, 6.3V or greater, tantalum or ceramic used in the end application: R1: 10 kΩ • PGECx/PGEDx pins used for In-Circuit Serial R2: 100Ω to 470Ω Programming™ (ICSP™) and debugging purposes Note 1: See Section2.4 “Voltage Regulator Pins (see Section2.5 “ICSP Pins”) (ENVREG/DISVREG and VCAP/VDDCORE)” • OSCI and OSCO pins when an external oscillator for explanation of ENVREG/DISVREG pin source is used connections. (see Section2.6 “External Oscillator Pins”) 2: The example shown is for a PIC24F device Additionally, the following pins may be required: with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; • VREF+/VREF- pins used when external voltage adjust the number of decoupling capacitors reference for analog modules is implemented appropriately. Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used. The minimum mandatory connections are shown in Figure2-1.  2010 Microchip Technology Inc. DS39940D-page 19

PIC24FJ64GB004 FAMILY 2.2 Power Supply Pins 2.3 Master Clear (MCLR) Pin 2.2.1 DECOUPLING CAPACITORS The MCLR pin provides two specific device functions: device Reset, and device programming The use of decoupling capacitors on every pair of and debugging. If programming and debugging are power supply pins, such as VDD, VSS, AVDD and not required in the end application, a direct AVSS is required. connection to VDD may be all that is required. The Consider the following criteria when using decoupling addition of other components, to help increase the capacitors: application’s resistance to spurious Resets from voltage sags, may be beneficial. A typical • Value and type of capacitor: A 0.1 F (100 nF), configuration is shown in Figure2-1. Other circuit 10-20V capacitor is recommended. The capacitor designs may be implemented, depending on the should be a low-ESR device with a resonance application’s requirements. frequency in the range of 200MHz and higher. Ceramic capacitors are recommended. During programming and debugging, the resistance • Placement on the printed circuit board: The and capacitance that can be added to the pin must decoupling capacitors should be placed as close be considered. Device programmers and debuggers to the pins as possible. It is recommended to drive the MCLR pin. Consequently, specific voltage place the capacitors on the same side of the levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values board as the device. If space is constricted, the of R1 and C1 will need to be adjusted based on the capacitor can be placed on another layer on the application and PCB requirements. For example, it is PCB using a via; however, ensure that the trace recommended that the capacitor, C1, be isolated length from the pin to the capacitor is no greater from the MCLR pin during programming and than 0.25inch (6mm). debugging operations by using a jumper (Figure2-2). • Handling high-frequency noise: If the board is The jumper is replaced for normal run-time experiencing high-frequency noise (upward of operations. tens of MHz), add a second ceramic type capaci- tor in parallel to the above described decoupling Any components associated with the MCLR pin capacitor. The value of the second capacitor can should be placed within 0.25 inch (6mm) of the pin. be in the range of 0.01F to 0.001F. Place this second capacitor next to each primary decoupling FIGURE 2-2: EXAMPLE OF MCLR PIN capacitor. In high-speed circuit designs, consider CONNECTIONS implementing a decade pair of capacitances as close to the power and ground pins as possible VDD (e.g., 0.1F in parallel with 0.001F). • Maximizing performance: On the board layout R1 from the power supply circuit, run the power and R2 return traces to the decoupling capacitors first, MCLR and then to the device pins. This ensures that the JP PIC24FXXXX decoupling capacitors are first in the power chain. Equally important is to keep the trace length C1 between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance. Note 1: R1 10k is recommended. A suggested 2.2.2 TANK CAPACITORS starting value is 10k. Ensure that the On boards with power traces running longer than six MCLR pin VIH and VIL specifications are met. inches in length, it is suggested to use a tank capacitor 2: R2 470 will limit any current flowing into for integrated circuits including microcontrollers to MCLR from the external capacitor, C, in the supply a local power source. The value of the tank event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical capacitor should be determined based on the trace Overstress (EOS). Ensure that the MCLR pin resistance that connects the power supply source to VIH and VIL specifications are met. the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7F to 47F. DS39940D-page 20  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 2.4 Voltage Regulator Pins FIGURE 2-3: FREQUENCY vs. ESR (ENVREG/DISVREG and PERFORMANCE FOR VCAP/VDDCORE) SUGGESTED VCAP 10 Note: This section applies only to PIC24FJ devices with an on-chip voltage regulator. 1 The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device ) family) must always be connected directly to either a R ( 0.1 S supply voltage or to ground. The particular connection E is determined by whether or not the regulator is to be 0.01 used: • For ENVREG, tie to VDD to enable the regulator, 0.001 or to ground to disable the regulator 0.01 0.1 1 10 100 1000 10,000 • For DISVREG, tie to ground to enable the Frequency (MHz) regulator or to VDD to disable the regulator Note: Data for Murata GRM21BF50J106ZE01 shown. Measurements at 25°C, 0V DC bias. Refer to Section26.2 “On-Chip Voltage Regulator” for details on connecting and using the on-chip regulator. 2.5 ICSP Pins When the regulator is enabled, a low-ESR (<5Ω) The PGECx and PGEDx pins are used for In-Circuit capacitor is required on the VCAP/VDDCORE pin to Serial Programming (ICSP) and debugging purposes. stabilize the voltage regulator output voltage. The It is recommended to keep the trace length between VCAP/VDDCORE pin must not be connected to VDD, and the ICSP connector and the ICSP pins on the device as must use a capacitor of 10 F connected to ground. The short as possible. If the ICSP connector is expected to type can be ceramic or tantalum. A suitable example is experience an ESD event, a series resistor is recom- the Murata GRM21BF50J106ZE01 (10 F, 6.3V) or mended, with the value in the range of a few tens of equivalent. Designers may use Figure2-3 to evaluate ohms, not to exceed 100Ω. ESR equivalence of candidate devices. Pull-up resistors, series diodes and capacitors on the The placement of this capacitor should be close to PGECx and PGEDx pins are not recommended as they VCAP/VDDCORE. It is recommended that the trace will interfere with the programmer/debugger communi- length not exceed 0.25inch (6mm). Refer to cations to the device. If such discrete components are Section29.0 “Electrical Characteristics” for an application requirement, they should be removed additional information. from the circuit during programming and debugging. When the regulator is disabled, the VCAP/VDDCORE pin Alternatively, refer to the AC/DC characteristics and must be tied to a voltage supply at the VDDCORE level. timing requirements information in the respective Refer to Section29.0 “Electrical Characteristics” for device Flash programming specification for information information on VDD and VDDCORE. on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements. For device emulation, ensure that the “Communication Channel Select” (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool. For more information on available Microchip development tools connection requirements, refer to Section27.0 “Development Support”.  2010 Microchip Technology Inc. DS39940D-page 21

PIC24FJ64GB004 FAMILY 2.6 External Oscillator Pins FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR Many microcontrollers have options for at least two CIRCUIT oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Single-Sided and In-line Layouts: Section8.0 “Oscillator Configuration” for details). Copper Pour Primary Oscillator The oscillator circuit should be placed on the same (tied to ground) Crystal side of the board as the device. Place the oscillator DEVICE PINS circuit close to the respective oscillator pins with no more than 0.5inch (12mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side Primary OSCI Oscillator of the board. C1 ` OSCO Use a grounded copper pour around the oscillator cir- cuit to isolate it from surrounding circuits. The C2 GND grounded copper pour should be routed directly to the ` MCU ground. Do not run any signal traces or power SOSCO traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board Secondary SOSC I where the crystal is placed. Oscillator Crystal ` Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With Sec Oscillator: C1 Sec Oscillator: C2 fine-pitch packages, it is not always possible to com- pletely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored Fine-Pitch (Dual-Sided) Layouts: ground layer. In all cases, the guard trace(s) must be returned to ground. Top Layer Copper Pour (tied to ground) In planning the application’s routing and I/O assign- ments, ensure that adjacent port pins and other signals Bottom Layer in close proximity to the oscillator are benign (i.e., free Copper Pour of high frequencies, short rise and fall times and other (tied to ground) similar noise). OSCO For additional information and design guidance on oscillator circuits, please refer to these Microchip C2 Application Notes, available at the corporate web site Oscillator (www.microchip.com): GND Crystal • AN826, “Crystal Oscillator Basics and Crystal C1 Selection for rfPIC™ and PICmicro® Devices” • AN849, “Basic PICmicro® Oscillator Design” OSCI • AN943, “Practical PICmicro® Oscillator Analysis and Design” • AN949, “Making Your Oscillator Work” DEVICE PINS DS39940D-page 22  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 2.7 Configuration of Analog and If your application needs to use certain A/D pins as Digital Pins During ICSP analog input pins during the debug session, the user application must modify the appropriate bits during Operations initialization of the ADC module, as follows: If an ICSP compliant emulator is selected as a debug- • For devices with an ADnPCFG register, clear the ger, it automatically initializes all of the A/D input pins bits corresponding to the pin(s) to be configured (ANx) as “digital” pins. Depending on the particular as analog. Do not change any other bits, particu- device, this is done by setting all bits in the ADnPCFG larly those corresponding to the PGECx/PGEDx register(s), or clearing all bit in the ANSx registers. pair, at any time. All PIC24F devices will have either one or more • For devices with ANSx registers, set the bits ADnPCFG registers or several ANSx registers (one for corresponding to the pin(s) to be configured as each port); no device will have both. Refer to analog. Do not change any other bits, particularly Section10.2 “Configuring Analog Port Pins” for those corresponding to the PGECx/PGEDx pair, more specific information. at any time. The bits in these registers that correspond to the A/D When a Microchip debugger/emulator is used as a pins that initialized the emulator must not be changed programmer, the user application firmware must by the user application firmware; otherwise, correctly configure the ADnPCFG or ANSx registers. communication errors will result between the debugger Automatic initialization of this register is only done and the device. during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality. 2.8 Unused I/Os Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1kΩ to 10kΩ resistor to VSS on unused pins and drive the output to logic low.  2010 Microchip Technology Inc. DS39940D-page 23

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 24  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 3.0 CPU For most instructions, the core is capable of executing a data (or program data) memory read, a working reg- Note: This data sheet summarizes the features ister (data) read, a data memory write and a program of this group of PIC24F devices. It is not (instruction) memory read per instruction cycle. As a intended to be a comprehensive reference result, three parameter instructions can be supported, source. For more information, refer to the allowing trinary operations (that is, A + B = C) to be “PIC24F Family Reference Manual”, executed in a single cycle. Section 2. “CPU” (DS39703). A high-speed, 17-bit by 17-bit multiplier has been The PIC24F CPU has a 16-bit (data), modified Harvard included to significantly enhance the core arithmetic architecture with an enhanced instruction set and a capability and throughput. The multiplier supports 24-bit instruction word with a variable length opcode Signed, Unsigned and Mixed mode, 16-bit by 16-bit or field. The Program Counter (PC) is 23 bits wide and 8-bit by 8-bit integer multiplication. All multiply addresses up to 4M instructions of user program instructions execute in a single cycle. memory space. A single-cycle instruction prefetch The 16-bit ALU has been enhanced with integer divide mechanism is used to help maintain throughput and assist hardware that supports an iterative non-restoring provides predictable execution. All instructions execute divide algorithm. It operates in conjunction with the in a single cycle, with the exception of instructions that REPEAT instruction looping mechanism and a selection change the program flow, the double-word move of iterative divide instructions to support 32-bit (or (MOV.D) instruction and the table instructions. 16-bit), divided by 16-bit, integer signed and unsigned Overhead-free program loop constructs are supported division. All divide operations require 19 cycles to using the REPEAT instructions, which are interruptible at complete, but are interruptible at any cycle boundary. any point. The PIC24F has a vectored exception scheme with up to PIC24F devices have sixteen, 16-bit working registers 8 sources of non-maskable traps and up to 118 interrupt in the programmer’s model. Each of the working sources. Each interrupt source can be assigned to one of registers can act as a data, address or address offset seven priority levels. register. The 16th working register (W15) operates as A block diagram of the CPU is shown in Figure3-1. a Software Stack Pointer for interrupts and calls. The upper 32Kbytes of the data space memory map 3.1 Programmer’s Model can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space The programmer’s model for the PIC24F is shown in Visibility Page Address (PSVPAG) register. The program Figure3-2. All registers in the programmer’s model are to data space mapping feature lets any instruction memory mapped and can be manipulated directly by access program space as if it were data space. instructions. A description of each register is provided in Table3-1. All registers associated with the The Instruction Set Architecture (ISA) has been programmer’s model are memory mapped. significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported either directly or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.  2010 Microchip Technology Inc. DS39940D-page 25

PIC24FJ64GB004 FAMILY FIGURE 3-1: PIC24F CPU CORE BLOCK DIAGRAM PSV & Table Data Access Control Block Data Bus Interrupt Controller 16 8 16 16 Data Latch 23 PCH PCL Data RAM 16 23 Program Counter Stack Loop Address Control Control Latch Logic Logic 23 16 RAGU Address Latch WAGU Program Memory Address Bus EA MUX Data Latch ROM Latch 24 16 16 Instruction a Decode & Dat Control Instruction Reg al er Lit Control Signals to Various Blocks Hardware Multiplier 16 x 16 W Register Array Divide Support 16 16-Bit ALU 16 To Peripheral Modules DS39940D-page 26  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 3-1: CPU CORE REGISTERS Register(s) Name Description W0 through W15 Working Register Array PC 23-Bit Program Counter SR ALU STATUS Register SPLIM Stack Pointer Limit Value Register TBLPAG Table Memory Page Address Register PSVPAG Program Space Visibility Page Address Register RCOUNT Repeat Loop Counter Register CORCON CPU Control Register FIGURE 3-2: PROGRAMMER’S MODEL 15 0 W0 (WREG) Divider Working Registers W1 W2 Multiplier Registers W3 W4 W5 W6 W7 Working/Address W8 Registers W9 W10 W11 W12 W13 W14 Frame Pointer W15 Stack Pointer 0 Stack Pointer Limit SPLIM 0 Value Register 22 0 PC 0 Program Counter 7 0 Table Memory Page TBLPAG Address Register 7 0 Program Space Visibility PSVPAG Page Address Register 15 0 Repeat Loop Counter RCOUNT Register 15 SRH SRL 0 ———————DC IPL RA N OV Z C ALU STATUS Register (SR) 2 1 0 15 0 ————————————IPL3PSV—— CPU Control Register (CORCON) Registers or bits shaded for PUSH.S and POP.S instructions.  2010 Microchip Technology Inc. DS39940D-page 27

PIC24FJ64GB004 FAMILY 3.2 CPU Control Registers REGISTER 3-1: SR: ALU STATUS REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 — — — — — — — DC bit 15 bit 8 R/W-0(1) R/W-0(1) R/W-0(1) R-0 R/W-0 R/W-0 R/W-0 R/W-0 IPL2(2) IPL1(2) IPL0(2) RA N OV Z C bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as ‘0’ bit 8 DC: ALU Half Carry/Borrow bit 1 = A carry out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred 0 = No carry out from the 4th or 8th low-order bit of the result has occurred bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits(1,2) 111 = CPU interrupt priority level is 7 (15); user interrupts disabled 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10) 001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: ALU Overflow bit 1 = Overflow occurred for signed (2’s complement) arithmetic in this arithmetic operation 0 = No overflow has occurred bit 1 Z: ALU Zero bit 1 = An operation which effects the Z bit has set it at some time in the past 0 = The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: ALU Carry/Borrow bit 1 = A carry out from the Most Significant bit of the result occurred 0 = No carry out from the Most Significant bit of the result occurred Note 1: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1. 2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1. DS39940D-page 28  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 3-2: CORCON: CPU CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 R/C-0 R/W-0 U-0 U-0 — — — — IPL3(1) PSV — — bit 7 bit 0 Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-4 Unimplemented: Read as ‘0’ bit 3 IPL3: CPU Interrupt Priority Level Status bit(1) 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less bit 2 PSV: Program Space Visibility in Data Space Enable bit 1 = Program space visible in data space 0 = Program space not visible in data space bit 1-0 Unimplemented: Read as ‘0’ Note 1: User interrupts are disabled when IPL3 = 1. 3.3 Arithmetic Logic Unit (ALU) The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a The PIC24F ALU is 16 bits wide and is capable of addi- dedicated hardware multiplier and support hardware tion, subtraction, bit shifts and logic operations. Unless for 16-bit divisor division. otherwise mentioned, arithmetic operations are 2’s complement in nature. Depending on the operation, the 3.3.1 MULTIPLIER ALU may affect the values of the Carry (C), Zero (Z), The ALU contains a high-speed, 17-bit x 17-bit Negative (N), Overflow (OV) and Digit Carry (DC) multiplier. It supports unsigned, signed or mixed sign Status bits in the SR register. The C and DC Status bits operation in several multiplication modes: operate as Borrow and Digit Borrow bits, respectively, for subtraction operations. 1. 16-bit x 16-bit signed The ALU can perform 8-bit or 16-bit operations, 2. 16-bit x 16-bit unsigned depending on the mode of the instruction that is used. 3. 16-bit signed x 5-bit (literal) unsigned Data for the ALU operation can come from the W 4. 16-bit unsigned x 16-bit unsigned register array, or data memory, depending on the 5. 16-bit unsigned x 5-bit (literal) unsigned addressing mode of the instruction. Likewise, output 6. 16-bit unsigned x 16-bit signed data from the ALU can be written to the W register array 7. 8-bit unsigned x 8-bit unsigned or a data memory location.  2010 Microchip Technology Inc. DS39940D-page 29

PIC24FJ64GB004 FAMILY 3.3.2 DIVIDER 3.3.3 MULTI-BIT SHIFT SUPPORT The divide block supports signed and unsigned integer The PIC24F ALU supports both single bit and divide operations with the following data sizes: single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, 1. 32-bit signed/16-bit signed divide capable of performing up to a 15-bit arithmetic right 2. 32-bit unsigned/16-bit unsigned divide shift, or up to a 15-bit left shift, in a single cycle. All 3. 16-bit signed/16-bit signed divide multi-bit shift instructions only support Register Direct 4. 16-bit unsigned/16-bit unsigned divide Addressing for both the operand source and result The quotient for all divide instructions ends up in W0 destination. and the remainder in W1. Sixteen-bit signed and A full summary of instructions that use the shift unsigned DIV instructions can specify any W register operation is provided below in Table3-2. for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute. TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION Instruction Description ASR Arithmetic Shift Right Source Register by One or More Bits. SL Shift Left Source Register by One or More Bits. LSR Logical Shift Right Source Register by One or More Bits. DS39940D-page 30  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 4.0 MEMORY ORGANIZATION from either the 23-bit Program Counter (PC) during pro- gram execution, or from table operation or data space As Harvard architecture devices, PIC24F micro- remapping, as described in Section4.3 “Interfacing controllers feature separate program and data memory Program and Data Memory Spaces”. spaces and busses. This architecture also allows the User access to the program memory space is restricted direct access of program memory from the data space to the lower half of the address range (000000h to during code execution. 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to 4.1 Program Address Space the Configuration bits and Device ID sections of the The program address memory space of the configuration memory space. PIC24FJ64GB004 family devices is 4M instructions. Memory maps for the PIC24FJ64GB004 family of The space is addressable by a 24-bit value derived devices are shown in Figure4-1. FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GB004 FAMILY DEVICES PIC24FJ32GB00X PIC24FJ64GB00X GOTO Instruction GOTO Instruction 000000h 000002h Reset Address Reset Address 000004h Interrupt Vector Table Interrupt Vector Table 0000FEh Reserved Reserved 000100h 000104h Alternate Vector Table Alternate Vector Table 0001FEh 000200h User Flash Program Memory (11K instructions) User Flash Program Memory e ac Flash Config Words (22K instructions) 0057FEh p S 005800h y or m e M er s U Flash Config Words 00ABFEh Unimplemented 00AC00h Read ‘0’ Unimplemented Read ‘0’ 7FFFFFh 800000h Reserved Reserved e c a p S y F7FFFEh or F80000h m Device Config Registers Device Config Registers e F8000Eh M n F80010h o ati ur nfig Reserved Reserved o C FEFFFEh FF0000h DEVID (2) DEVID (2) FFFFFFh Note: Memory areas are not shown to scale.  2010 Microchip Technology Inc. DS39940D-page 31

PIC24FJ64GB004 FAMILY 4.1.1 PROGRAM MEMORY 4.1.3 FLASH CONFIGURATION WORDS ORGANIZATION In PIC24FJ64GB004 family devices, the top four words The program memory space is organized in of on-chip program memory are reserved for configura- word-addressable blocks. Although it is treated as tion information. On device Reset, the configuration 24bits wide, it is more appropriate to think of each information is copied into the appropriate Configuration address of the program memory as a lower and upper registers. The addresses of the Flash Configuration word, with the upper byte of the upper word being Word for devices in the PIC24FJ64GB004 family are unimplemented. The lower word always has an even shown in Table4-1. Their location in the memory map address, while the upper word has an odd address is shown with the other memory vectors in Figure4-1. (Figure4-2). The Configuration Words in program memory are a Program memory addresses are always word-aligned compact format. The actual Configuration bits are on the lower word and addresses are incremented or mapped in several different registers in the configuration decremented by two during code execution. This memory space. Their order in the Flash Configuration arrangement also provides compatibility with data Words do not reflect a corresponding arrangement in the memory space addressing and makes it possible to configuration space. Additional details on the device access data in the program memory space. Configuration Words are provided in Section26.1 “Configuration Bits”. 4.1.2 HARD MEMORY VECTORS TABLE 4-1: FLASH CONFIGURATION All PIC24F devices reserve the addresses between 00000h and 000200h for hard-coded program execu- WORDS FOR PIC24FJ64GB004 tion vectors. A hardware Reset vector is provided to FAMILY DEVICES redirect code execution from the default value of the Program Configuration PC on device Reset to the actual start of code. A GOTO Device Memory Word instruction is programmed by the user at 000000h with (Words) Addresses the actual address for the start of code at 000002h. 0057F8h: PIC24F devices also have two interrupt vector tables, PIC24FJ32GB0 11,008 0057FEh located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many 00ABF8h: PIC24FJ64GB0 22,016 device interrupt sources to be handled by separate 00ABFEh ISRs. A more detailed discussion of the interrupt vector tables is provided in Section7.1 “Interrupt Vector Table”. FIGURE 4-2: PROGRAM MEMORY ORGANIZATION MSW most significant word least significant word PC Address Address (LSW Address) 23 16 8 0 000001h 00000000 000000h 000003h 00000000 000002h 000005h 00000000 000004h 000007h 00000000 000006h Program Memory Instruction Width ‘Phantom’ Byte (read as ‘0’) DS39940D-page 32  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 4.2 Data Address Space PIC24FJ64GB004 family devices implement a total of 16Kbytes of data memory. Should an EA point to a The PIC24F core has a separate, 16-bit wide data mem- location outside of this area, an all zero word or byte will ory space, addressable as a single linear range. The be returned. data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. 4.2.1 DATA SPACE WIDTH The data space memory map is shown in Figure4-3. The data memory space is organized in All Effective Addresses (EAs) in the data memory space byte-addressable, 16-bit wide blocks. Data is aligned are 16 bits wide and point to bytes within the data space. in data memory and registers as 16-bit words, but all This gives a data space address range of 64Kbytes or data space EAs resolve to bytes. The Least Significant 32Kwords. The lower half of the data memory space Bytes (LSBs) of each word have even addresses, while (that is, when EA<15> = 0) is used for implemented the Most Significant Bytes (MSBs) have odd memory addresses, while the upper half (EA<15> = 1) is addresses. reserved for the program space visibility area (see Section4.3.3 “Reading Data from Program Memory Using Program Space Visibility”). FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ64GB004 FAMILY DEVICES MSB LSB Address MSB LSB Address 0001h 0000h SFR SFR Space 07FFh 07FEh Space Near 0801h 0800h DataSpace 1FFFh Data RAM 1FFEh Implemented 2001h 2000h Data RAM 27FFh 27FEh 2801h 2800h Unimplemented Read as ‘0’ 7FFFh 7FFFh 8001h 8000h Program Space Visibility Area FFFFh FFFEh Note: Data memory areas are not shown to scale.  2010 Microchip Technology Inc. DS39940D-page 33

PIC24FJ64GB004 FAMILY 4.2.2 DATA MEMORY ORGANIZATION A Sign-Extend (SE) instruction is provided to allow AND ALIGNMENT users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users To maintain backward compatibility with PIC® devices can clear the MSB of any W register by executing a and improve data space memory usage efficiency, the Zero-Extend (ZE) instruction on the appropriate PIC24F instruction set supports both word and byte address. operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to Although most instructions are capable of operating on step through word-aligned memory. For example, the word or byte data sizes, it should be noted that some core recognizes that Post-Modified Register Indirect instructions operate only on words. Addressing mode [Ws++] will result in a value of Ws+1 4.2.3 NEAR DATA SPACE for byte operations and Ws + 2 for word operations. The 8-Kbyte area between 0000h and 1FFFh is Data byte reads will read the complete word which con- referred to as the near data space. Locations in this tains the byte using the LSb of any EA to determine space are directly addressable via a 13-bit absolute which byte to select. The selected byte is placed onto address field within all memory direct instructions. The the LSB of the data path. That is, data memory and remainder of the data space is indirectly addressable. registers are organized as two parallel, byte-wide Additionally, the whole data space is addressable using entities with shared (word) address decode, but separate write lines. Data byte writes only write to the MOV instructions, which support Memory Direct Addressing with a 16-bit address field. corresponding side of the array or register which matches the byte address. 4.2.4 SFR SPACE All word accesses must be aligned to an even address. The first 2Kbytes of the near data space, from 0000h Misaligned word data fetches are not supported, so to 07FFh, are primarily occupied with Special Function care must be taken when mixing byte and word Registers (SFRs). These are used by the PIC24F core operations or translating from 8-bit MCU code. If a and peripheral modules for controlling the operation of misaligned read or write is attempted, an address error the device. trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on SFRs are distributed among the modules that they a write, the instruction will be executed but the write will control and are generally grouped together by the not occur. In either case, a trap is then executed, allow- module. Much of the SFR space contains unused ing the system and/or user to examine the machine addresses; these are read as ‘0’. A diagram of the SFR state prior to execution of the address Fault. space, showing where SFRs are actually implemented, is shown in Table4-2. Each implemented area All byte loads into any W register are loaded into the indicates a 32-byte region where at least one address Least Significant Byte. The Most Significant Byte is not is implemented as an SFR. A complete listing of modified. implemented SFRs, including their addresses, is shown in Tables4-3 through4-27. TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE SFR Space Address xx00 xx20 xx40 xx60 xx80 xxA0 xxC0 xxE0 000h Core ICN Interrupts — 100h Timers Capture Compare — 200h I2C™ UART SPI — — — I/O 300h A/D A/D/CTMU — — — — — — 400h — — — — USB — 500h — — — — — — — — 600h PMP RTCC CRC/Comp Comparators PPS — 700h — — System/DS NVM/PMD — — — — Legend: — = No implemented SFRs in this block DS39940D-page 34  2010 Microchip Technology Inc.

 TABLE 4-3: CPU CORE REGISTERS MAP 2 010 M NFaimlee Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ReAslel ts icro WREG0 0000 Working Register 0 0000 ch WREG1 0002 Working Register 1 0000 ip T WREG2 0004 Working Register 2 0000 e ch WREG3 0006 Working Register 3 0000 n o WREG4 0008 Working Register 4 0000 lo gy WREG5 000A Working Register 5 0000 In WREG6 000C Working Register 6 0000 c . WREG7 000E Working Register 7 0000 WREG8 0010 Working Register 8 0000 WREG9 0012 Working Register 9 0000 WREG10 0014 Working Register 10 0000 WREG11 0016 Working Register 11 0000 WREG12 0018 Working Register 12 0000 WREG13 001A Working Register 13 0000 P WREG14 001C Working Register 14 0000 I WREG15 001E Working Register 15 0800 C SPLIM 0020 Stack Pointer Limit Value Register xxxx 2 PCL 002E Program Counter Low Word Register 0000 4 PCH 0030 — — — — — — — — Program Counter Register High Byte 0000 F TBLPAG 0032 — — — — — — — — Table Memory Page Address Register 0000 J PSVPAG 0034 — — — — — — — — Program Space Visibility Page Address Register 0000 6 RCOUNT 0036 Repeat Loop Counter Register xxxx 4 SR 0042 — — — — — — — DC IPL2 IPL1 IPL0 RA N OV Z C 0000 G CORCON 0044 — — — — — — — — — — — — IPL3 PSV — — 0000 B DISICNT 0052 — — Disable Interrupts Counter Register xxxx 0 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 0 4 F DS A 3 9 9 M 4 0 D -p IL a g e 3 Y 5

D TABLE 4-4: ICN REGISTER MAP P S 3 9 File All I 9 Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 C 4 Name Resets 0 D -p CNEN1 0060 CN15IE — CN13IE CN12IE CN11IE CN10IE(1) CN9IE(1) CN8IE(1) CN7IE CN6IE CN5IE CN4IE CN3IE CN2IE CN1IE CN0IE 0000 2 age CNEN2 0062 — CN30IE CN29IE CN28IE(1) CN27IE CN26IE(1) CN25IE(1) — CN23IE CN22IE CN21IE CN20IE(1) CN19IE(1) CN18IE(1) CN17IE(1) CN16IE 0000 4 36 CNPU1 0068 CN15PUE — CN13PUE CN12PUE CN11PUE CN10PUE(1) CN9PUE(1) CN8PUE(1) CN7PUE CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000 F CNPU2 006A — CN30PUE CN29PUE CN28PUE(1) CN27PUE CN26PUE(1) CN25PUE(1) — CN23PUE CN22PUE CN21PUE CN20PUE(1) CN19PUE(1) CN18PUE(1) CN17PUE(1) CN16PUE 0000 J Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 6 Note 1: Unimplemented in 28-pin devices; read as ‘0’. 4 G B 0 0 4 F A M I L Y  2 0 1 0 M ic ro c h ip T e c h n o lo g y In c .

 TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP 2 0 All 1 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 Resets M ic INTCON1 0080 NSTDIS — — — — — — — — — — MATHERR ADDRERR STKERR OSCFAIL — 0000 ro c INTCON2 0082 ALTIVT DISI — — — — — — — — — — — INT2EP INT1EP INT0EP 0000 h ip IFS0 0084 — — AD1IF U1TXIF U1RXIF SPI1IF SPF1IF T3IF T2IF OC2IF IC2IF — T1IF OC1IF IC1IF INT0IF 0000 T e IFS1 0086 U2TXIF U2RXIF INT2IF T5IF T4IF OC4IF OC3IF — — — — INT1IF CNIF CMIF MI2C1IF SI2C1IF 0000 c hn IFS2 0088 — — PMPIF — — — OC5IF — IC5IF IC4IF IC3IF — — — SPI2IF SPF2IF 0000 o lo IFS3 008A — RTCIF — — — — — — — — — — — MI2C2IF SI2C2IF — 0000 g y In IFS4 008C — — CTMUIF — — — — LVDIF — — — — CRCIF U2ERIF U1ERIF — 0000 c IFS5 008E — — — — — — — — — USB1IF — — — — — — 0000 . IEC0 0094 — — AD1IE U1TXIE U1RXIE SPI1IE SPF1IE T3IE T2IE OC2IE IC2IE — T1IE OC1IE IC1IE INT0IE 0000 IEC1 0096 U2TXIE U2RXIE INT2IE T5IE T4IE OC4IE OC3IE — — — — INT1IE CNIE CMIE MI2C1IE SI2C1IE 0000 IEC2 0098 — — PMPIE — — — OC5IE — IC5IE IC4IE IC3IE — — — SPI2IE SPF2IE 0000 IEC3 009A — RTCIE — — — — — — — — — — — MI2C2IE SI2C2IE — 0000 IEC4 009C — — CTMUIE — — — — LVDIE — — — — CRCIE U2ERIE U1ERIE — 0000 IEC5 009E — — — — — — — — — USB1IE — — — — — — 0000 IPC0 00A4 — T1IP2 T1IP1 T1IP0 — OC1IP2 OC1IP1 OC1IP0 — IC1IP2 IC1IP1 IC1IP0 — INT0IP2 INT0IP1 INT0IP0 4444 IPC1 00A6 — T2IP2 T2IP1 T2IP0 — OC2IP2 OC2IP1 OC2IP0 — IC2IP2 IC2IP1 IC2IP0 — — — — 4440 P IPC2 00A8 — U1RXIP2 U1RXIP1 U1RXIP0 — SPI1IP2 SPI1IP1 SPI1IP0 — SPF1IP2 SPF1IP1 SPF1IP0 — T3IP2 T3IP1 T3IP0 4444 I C IPC3 00AA — — — — — — — — — AD1IP2 AD1IP1 AD1IP0 — U1TXIP2 U1TXIP1 U1TXIP0 0044 IPC4 00AC — CNIP2 CNIP1 CNIP0 — CMIP2 CMIP1 CMIP0 — MI2C1IP2 MI2C1IP1 MI2C1IP0 — SI2C1IP2 SI2C1IP1 SI2C1IP0 4444 2 IPC5 00AE — — — — — — — — — — — — — INT1IP2 INT1IP1 INT1IP0 0004 4 IPC6 00B0 — T4IP2 T4IP1 T4IP0 — OC4IP2 OC4IP1 OC4IP0 — OC3IP2 OC3IP1 OC3IP0 — — — — 4440 F IPC7 00B2 — U2TXIP2 U2TXIP1 U2TXIP0 — U2RXIP2 U2RXIP1 U2RXIP0 — INT2IP2 INT2IP1 INT2IP0 — T5IP2 T5IP1 T5IP0 4444 J IPC8 00B4 — — — — — — — — — SPI2IP2 SPI2IP1 SPI2IP0 — SPF2IP2 SPF2IP1 SPF2IP0 0044 6 IPC9 00B6 — IC5IP2 IC5IP1 IC5IP0 — IC4IP2 IC4IP1 IC4IP0 — IC3IP2 IC3IP1 IC3IP0 — — — — 4440 IPC10 00B8 — — — — — — — — — OC5IP2 OC5IP1 OC5IP0 — — — — 0040 4 IPC11 00BA — — — — — — — — — PMPIP2 PMPIP1 PMPIP0 — — — — 0040 G IPC12 00BC — — — — — MI2C2IP2 MI2C2IP1 MI2C2IP0 — SI2C2IP2 SI2C2IP1 SI2C2IP0 — — — — 0440 B IPC15 00C2 — — — — — RTCIP2 RTCIP1 RTCIP0 — — — — — — — — 0400 IPC16 00C4 — CRCIP2 CRCIP1 CRCIP0 — U2ERIP2 U2ERIP1 U2ERIP0 — U1ERIP2 U1ERIP1 U1ERIP0 — — — — 4440 0 IPC18 00C8 — — — — — — — — — — — — — LVDIP2 LVDIP1 LVDIP0 0004 0 IPC19 00CA — — — — — — — — — CTMUIP2 CTMUIP1 CTMUIP0 — — — — 0040 4 IPC21 00CE — — — — — USB1IP2 USB1IP1 USB1IP0 — — — — — — — — 0400 INTTREG 00E0 CPUIRQ — VHOLD — ILR3 ILR2 ILR1 ILR0 — VECNUM6VECNUM5 VECNUM4 VECNUM3 VECNUM2VECNUM1VECNUM0 0000 F DS Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. A 3 9 9 M 4 0 D -p IL a g e 3 Y 7

D TABLE 4-6: TIMER REGISTER MAP P S 3 9 All I 94 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets C 0 D -p TMR1 0100 Timer1 Register 0000 2 ag PR1 0102 Timer1 Period Register FFFF 4 e 3 T1CON 0104 TON — TSIDL — — — — — — TGATE TCKPS1 TCKPS0 — TSYNC TCS — 0000 F 8 TMR2 0106 Timer2 Register 0000 J TMR3HLD 0108 Timer3 Holding Register (for 32-bit timer operations only) 0000 6 TMR3 010A Timer3 Register 0000 4 PR2 010C Timer2 Period Register FFFF G PR3 010E Timer3 Period Register FFFF B T2CON 0110 TON — TSIDL — — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — 0000 T3CON 0112 TON — TSIDL — — — — — — TGATE TCKPS1 TCKPS0 — — TCS — 0000 0 TMR4 0114 Timer4 Register 0000 0 TMR5HLD 0116 Timer5 Holding Register (for 32-bit operations only) 0000 4 TMR5 0118 Timer5 Register 0000 F PR4 011A Timer4 Period Register FFFF A PR5 011C Timer5 Period Register FFFF T4CON 011E TON — TSIDL — — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — 0000 M T5CON 0120 TON — TSIDL — — — — — — TGATE TCKPS1 TCKPS0 — — TCS — 0000 I Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. L Y  2 0 1 0 M ic ro c h ip T e c h n o lo g y In c .

 TABLE 4-7: INPUT CAPTURE REGISTER MAP 2 0 All 1 File 0 Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset M Name s ic roc IC1CON1 0140 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 h ip IC1CON2 0142 — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D Te IC1BUF 0144 Input Capture 1 Buffer Register 0000 c h IC1TMR 0146 Timer Value 1 Register xxxx n olo IC2CON1 0148 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 gy IC2CON2 014A — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D In IC2BUF 014C Input Capture 2 Buffer Register 0000 c . IC2TMR 014E Timer Value 2 Register xxxx IC3CON1 0150 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 IC3CON2 0152 — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D IC3BUF 0154 Input Capture 3 Buffer Register 0000 IC3TMR 0156 Timer Value 3 Register xxxx IC4CON1 0158 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 IC4CON2 015A — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D IC4BUF 015C Input Capture 4 Buffer Register 0000 P IC4TMR 015E Timer Value 4 Register xxxx I IC5CON1 0160 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 C IC5CON2 0162 — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D 2 IC5BUF 0164 Input Capture 5 Buffer Register 0000 4 IC5TMR 0166 Timer Value 5 Register xxxx F Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. J 6 4 G B 0 0 4 F DS A 3 9 9 M 4 0 D -p IL a g e 3 Y 9

D TABLE 4-8: OUTPUT COMPARE REGISTER MAP P S 3 9 All I 9 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 C 4 Resets 0 D -p OC1CON1 0190 — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000 2 ag OC1CON2 0192 FLTMD FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C 4 e 4 OC1RS 0194 Output Compare 1 Secondary Register 0000 F 0 OC1R 0196 Output Compare 1 Register 0000 J OC1TMR 0198 Timer Value 1 Register xxxx 6 OC2CON1 019A — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000 4 OC2CON2 019C FLTMD FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C G OC2RS 019E Output Compare 2 Secondary Register 0000 OC2R 01A0 Output Compare 2 Register 0000 B OC2TMR 01A2 Timer Value 2 Register xxxx 0 OC3CON1 01A4 — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000 0 OC3CON2 01A6 FLTMD FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C 4 OC3RS 01A8 Output Compare 3 Secondary Register 0000 OC3R 01AA Output Compare 3 Register 0000 F OC3TMR 01AC Timer Value 3 Register xxxx A OC4CON1 01AE — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000 OC4CON2 01B0 FLTMD FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C M OC4RS 01B2 Output Compare 4 Secondary Register 0000 I OC4R 01B4 Output Compare 4 Register 0000 L OC4TMR 01B6 Timer Value 4 Register xxxx Y OC5CON1 01B8 — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000 OC5CON2 01BA FLTMD FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C OC5RS 01BC Output Compare 5 Secondary Register 0000 OC5R 01BE Output Compare 5 Register 0000 OC5TMR 01C0 Timer Value 5 Register xxxx Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.  2 0 1 0 M ic ro c h ip T e c h n o lo g y In c .

 2 TABLE 4-9: I2C™ REGISTER MAP 0 1 0 All M File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets ic roc I2C1RCV 0200 — — — — — — — — Receive Register 0000 h ip I2C1TRN 0202 — — — — — — — — Transmit Register 00FF Te I2C1BRG 0204 — — — — — — — Baud Rate Generator Register 0000 c h I2C1CON 0206 I2CEN — I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000 n olo I2C1STAT 0208 ACKSTAT TRSTAT — — — BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000 gy I2C1ADD 020A — — — — — — Address Register 0000 Inc I2C1MSK 020C — — — — — — Address Mask Register 0000 . I2C2RCV 0210 — — — — — — — — Receive Register 0000 I2C2TRN 0212 — — — — — — — — Transmit Register 00FF I2C2BRG 0214 — — — — — — — Baud Rate Generator Register 0000 I2C2CON 0216 I2CEN — I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000 I2C2STAT 0218 ACKSTAT TRSTAT — — — BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000 I2C2ADD 021A — — — — — — Address Register 0000 I2C2MSK 021C — — — — — — Address Mask Register 0000 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. P I C TABLE 4-10: UART REGISTER MAPS 2 All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets 4 F U1MODE 0220 UARTEN — USIDL IREN RTSMD — UEN1 UEN0 WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL 0000 U1STA 0222 UTXISEL1 UTXINV UTXISEL0 — UTXBRK UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA 0110 J U1TXREG 0224 — — — — — — — Transmit Register xxxx 6 U1RXREG 0226 — — — — — — — Receive Register 0000 4 U1BRG 0228 Baud Rate Generator Prescaler Register 0000 G U2MODE 0230 UARTEN — USIDL IREN RTSMD — UEN1 UEN0 WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL 0000 B U2STA 0232 UTXISEL1 UTXINV UTXISEL0 — UTXBRK UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA 0110 U2TXREG 0234 — — — — — — — Transmit Register xxxx 0 U2RXREG 0236 — — — — — — — Receive Register 0000 0 U2BRG 0238 Baud Rate Generator Prescaler Register 0000 4 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. F DS A 3 9 9 M 4 0 D -p IL a g e 4 Y 1

D TABLE 4-11: SPI REGISTER MAPS P S 3 9 I 94 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All C 0 Resets D -p SPI1STAT 0240 SPIEN — SPISIDL — — SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF 0000 2 age SPI1CON1 0242 — — — DISSCK DISSDO MODE16 SMP CKE SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000 4 42 SPI1CON2 0244 FRMEN SPIFSD SPIFPOL — — — — — — — — — — — SPIFE SPIBEN 0000 F SPI1BUF 0248 Transmit and Receive Buffer 0000 J SPI2STAT 0260 SPIEN — SPISIDL — — SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF 0000 6 SPI2CON1 0262 — — — DISSCK DISSDO MODE16 SMP CKE SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000 4 SPI2CON2 0264 FRMEN SPIFSD SPIFPOL — — — — — — — — — — — SPIFE SPIBEN 0000 G SPI2BUF 0268 Transmit and Receive Buffer 0000 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. B 0 TABLE 4-12: PORTA REGISTER MAP 0 File Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10(1) Bit 9(1) Bit 8(1) Bit 7(1) Bit 6 Bit 5 Bit 4 Bit 3 Bit2 Bit 1 Bit 0 All 4 Name Resets TRISA 02C0 — — — — — TRISA10 TRISA9 TRISA8 TRISA7 — — TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 079F F PORTA 02C2 — — — — — RA10 RA9 RA8 RA7 — — RA4 RA3 RA2 RA1 RA0 xxxx A LATA 02C4 — — — — — LATA10 LATA9 LATA8 LATA7 — — LATA4 LATA3 LATA2 LATA1 LATA0 xxxx M ODCA 02C6 — — — — — ODA10 ODA9 ODA8 ODA7 — — ODA4 ODA3 ODA2 ODA1 ODA0 0000 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Reset values shown are for 44-pin devices. I Note 1: Bits are unimplemented in 28-pin devices; read as ‘0’. L Y TABLE 4-13: PORTB REGISTER MAP File All Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Resets TRISB 02C8 TRISB15 TRISB14 TRISB13 — TRISB11 TRISB10 TRISB9 TRISB8 TRISB7 — TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 EFBF PORTB 02CA RB15 RB14 RB13 — RB11 RB10 RB9 RB8 RB7 — RB5 RB4 RB3 RB2 RB1 RB0 xxxx LATB 02CC LATB15 LATB14 LATB13 — LATB11 LATB10 LATB9 LATB8 LATB7 — LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 xxxx ODCB 02CE ODB15 ODB14 ODB13 — ODB11 ODB10 ODB9 ODB8 ODB7 — ODB5 ODB4 ODB3 ODB2 ODB1 ODB0 0000  Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 2 0 10 TABLE 4-14: PORTC REGISTER MAP M icroc NFaimlee Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9(1) Bit 8(1) Bit 7(1) Bit 6(1) Bit 5(1) Bit 4(1) Bit 3(1) Bit 2(1) Bit 1(2(1) Bit 0(1) ReAslel ts h ip T TRISC 02D0 — — — — — — TRISC9 TRISC8 TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 03FF e PORTC 02D2 — — — — — — RC9 RC8 RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxx c hn LATC 02D4 — — — — — — LATC9 LATC8 LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0 xxxx o lo ODCC 02D6 — — — — — — ODC9 ODC8 ODC7 ODC6 ODC5 ODC4 ODC3 ODC2 ODC1 ODC0 0000 g y Inc LNeogteend:1: —Bit s= aurnei munpilmempleenmteedn,t ereda idn a2s8 -‘p0i’n. Rdeevsiecte vsa; lrueeasd a arse ‘s0h’.own in hexadecimal. Reset values shown are for 44-pin devices. .

 TABLE 4-15: PAD CONFIGURATION REGISTER MAP 2 0 1 All 0 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 M Resets icro PADCFG1 02FC — — — — — — — — — — — — — RTSECSEL1 RTSECSEL0 PMPTTL 0000 ch Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. ip T e c TABLE 4-16: ADC REGISTER MAP h n olo File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All g Resets y Inc ADC1BUF0 0300 ADC Data Buffer 0 xxxx . ADC1BUF1 0302 ADC Data Buffer 1 xxxx ADC1BUF2 0304 ADC Data Buffer 2 xxxx ADC1BUF3 0306 ADC Data Buffer 3 xxxx ADC1BUF4 0308 ADC Data Buffer 4 xxxx ADC1BUF5 030A ADC Data Buffer 5 xxxx ADC1BUF6 030C ADC Data Buffer 6 xxxx ADC1BUF7 030E ADC Data Buffer 7 xxxx ADC1BUF8 0310 ADC Data Buffer 8 xxxx P ADC1BUF9 0312 ADC Data Buffer 9 xxxx I ADC1BUFA 0314 ADC Data Buffer 10 xxxx C ADC1BUFB 0316 ADC Data Buffer 11 xxxx 2 ADC1BUFC 0318 ADC Data Buffer 12 xxxx 4 ADC1BUFD 031A ADC Data Buffer 13 xxxx F ADC1BUFE 031C ADC Data Buffer 14 xxxx J ADC1BUFF 031E ADC Data Buffer 15 xxxx AD1CON1 0320 ADON — ADSIDL — — — FORM1 FORM0 SSRC2 SSRC1 SSRC0 — — ASAM SAMP DONE 0000 6 AD1CON2 0322 VCFG2 VCFG1 VCFG0 r — CSCNA — — BUFS — SMPI3 SMPI2 SMPI1 SMPI0 BUFM ALTS 0000 4 AD1CON3 0324 ADRC r r SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 ADCS7 ADCS6 ADCS5 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0 0000 G AD1CHS 0328 CH0NB — — CH0SB4 CH0SB3 CH0SB2 CH0SB1 CH0SB0 CH0NA — — CH0SA4 CH0SA3 CH0SA2 CH0SA1 CH0SA0 0000 AD1PCFG 032C PCFG15 PCFG14 PCFG13 PCFG12(1) PCFG11 PCFG10 PCFG9 PCFG8(1) PCFG7(1) PCFG6(1) PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0 0000 B AD1CSSL 0330 CSSL15 CSSL14 CSSL13 CSSL12(1) CSSL11 CSSL10 CSSL9 CSSL8(1) CSSL7(1) CSSL6(1) CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000 0 Legend: — = unimplemented, read as ‘0’, r = reserved, maintain as ‘0’. Reset values are shown in hexadecimal. 0 Note 1: Bits are not available on 28-pin devices; read as ‘0’. 4 F TABLE 4-17: CTMU REGISTER MAP DS A 399 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ReAslel ts M 4 0 D CTMUCON 033C CTMUEN — CTMUSIDL TGEN EDGEN EDGSEQEN IDISSEN CTTRIG EDG2POL EDG2SEL1 EDG2SEL0 EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT 0000 -pa CTMUICON 033E ITRIM5 ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 IRNG1 IRNG0 — — — — — — — — 0000 IL g e 4 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Y 3

D P S TABLE 4-18: USB OTG REGISTER MAP 3 9 I 9 All C 4 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 Resets D -pag U1OTGIR 0480 — — — — — — — — IDIF T1MSECIF LSTATEIF ACTVIF SESVDIF SESENDIF — VBUSVDIF 0000 24 e U1OTGIE 0482 — — — — — — — — IDIE T1MSECIE LSTATEIE ACTVIE SESVDIE SESENDIE — VBUSVDIE 0000 44 U1OTGSTAT 0484 — — — — — — — — ID — LSTATE — SESVD SESEND — VBUSVD 0000 F U1OTGCON 0486 — — — — — — — — DPPULUP DMPULUP DPPULDWN DMPULDWN VBUSON OTGEN VBUSCHG VBUSDIS 0000 J U1PWRC 0488 — — — — — — — — UACTPND — — USLPGRD — — USUSPND USBPWR 0000 6 U1IR 048A(1) — — — — — — — — STALLIF — RESUMEIF IDLEIF TRNIF SOFIF UERRIF URSTIF 0000 4 — — — — — — — — STALLIF ATTACHIF(1) RESUMEIF IDLEIF TRNIF SOFIF UERRIF DETACHIF(1) 0000 G U1IE 048C(1) — — — — — — — — STALLIE — RESUMEIE IDLEIE TRNIE SOFIE UERRIE URSTIE 0000 — — — — — — — — STALLIE ATTACHIE(1) RESUMEIE IDLEIE TRNIE SOFIE UERRIE DETACHIE(1) 0000 B U1EIR 048E(1) — — — — — — — — BTSEF — DMAEF BTOEF DFN8EF CRC16EF CRC5EF PIDEF 0000 0 — — — — — — — — BTSEF — DMAEF BTOEF DFN8EF CRC16EF EOFEF(1) PIDEF 0000 0 U1EIE 0490(1) — — — — — — — — BTSEE — DMAEE BTOEE DFN8EE CRC16EE CRC5EE PIDEE 0000 4 — — — — — — — — BTSEE — DMAEE BTOEE DFN8EE CRC16EE EOFEE(1) PIDEE 0000 U1STAT 0492 — — — — — — — — ENDPT3 ENDPT2 ENDPT1 ENDPT0 DIR PPBI — — 0000 F U1CON 0494(1) — — — — — — — — — SE0 PKTDIS — HOSTEN RESUME PPBRST USBEN 0000 A — — — — — — — — JSTATE(1) SE0 TOKBUSY(1) USBRST HOSTEN RESUME PPBRST SOFEN(1) 0000 U1ADDR 0496 — — — — — — — — LSPDEN(1) USB Device Address (DEVADDR) Register 0000 M U1BDTP1 0498 — — — — — — — — Buffer Descriptor Table Base Address Register — 0000 I U1FRML 049A — — — — — — — — Frame Count Register Low Byte 0000 L U1FRMH 049C — — — — — — — — Frame Count Register High Byte 0000 Y U1TOK(2) 049E — — — — — — — — PID3 PID2 PID1 PID0 EP3 EP2 EP1 EP0 0000 U1SOF(2) 04A0 — — — — — — — — Start-of-Frame Count Register 0000 U1CNFG1 04A6 — — — — — — — — UTEYE UOEMON — USBSIDL — — PPB1 PPB0 0000 U1CNFG2 04A8 — — — — — — — — — — UVCMPSEL PUVBUS EXTI2CEN UVBUSDIS UVCMPDIS UTRDIS 0000 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Note 1: Alternate register or bit definitions when the module is operating in Host mode. 2: This register is available in Host mode only.  2 0 1 0 M ic ro c h ip T e c h n o lo g y In c .

TABLE 4-18: USB OTG REGISTER MAP (CONTINUED)  2 All 0 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 Resets 0 Mic U1EP0 04AA — — — — — — — — LSPD(1) RETRYDIS(1) — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 ro U1EP1 04AC — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 c hip U1EP2 04AE — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 T U1EP3 04B0 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 e ch U1EP4 04B2 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 n o U1EP5 04B4 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 lo g U1EP6 04B6 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 y In U1EP7 04B8 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 c . U1EP8 04BA — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP9 04BC — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP10 04BE — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP11 04C0 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP12 04C2 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP13 04C4 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP14 04C6 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 U1EP15 04C8 — — — — — — — — — — — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000 P U1PWMRRS 04CC USB Power Supply PWM Duty Cycle Register USB Power Supply PWM Period Register 0000 I U1PWMCON 04CE PWMEN — — — — — PWMPOL CNTEN — — — — — — — — 0000 C Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 2 Note 1: Alternate register or bit definitions when the module is operating in Host mode. 2: This register is available in Host mode only. 4 F TABLE 4-19: PARALLEL MASTER/SLAVE PORT REGISTER MAP J All 6 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets 4 PMCON 0600 PMPEN — PSIDL ADRMUX1 ADRMUX0 PTBEEN PTWREN PTRDEN CSF1 CSF0 ALP — CS1P BEP WRSP RDSP 0000 G PMMODE 0602 BUSY IRQM1 IRQM0 INCM1 INCM0 MODE16 MODE1 MODE0 WAITB1 WAITB0 WAITM3 WAITM2 WAITM1 WAITM0 WAITE1 WAITE0 0000 B PMADDR 0604 — CS1 — — — ADDR10(1) ADDR9(1) ADDR8(1) ADDR7(1) ADDR6(1) ADDR5(1) ADDR4(1) ADDR3(1) ADDR2(1) ADDR1 ADDR0 0000 PMDOUT1 Parallel Port Data Out Register 1 (Buffers 0 and 1) 0000 0 PMDOUT2 0606 Parallel Port Data Out Register 2 (Buffers 2 and 3) 0000 0 PMDIN1 0608 Parallel Port Data In Register 1 (Buffers 0 and 1) 0000 4 PMDIN2 060A Parallel Port Data In Register 2 (Buffers 2 and 3) 0000 PMAEN 060C — PTEN14 — — — PTEN10(1) PTEN9(1) PTEN8(1) PTEN7(1) PTEN6(1) PTEN5(1) PTEN4(1) PTEN3(1) PTEN2(1) PTEN1 PTEN0 0000 F DS PMSTAT 060E IBF IBOV — — IB3F IB2F IB1F IB0F OBE OBUF — — OB3E OB2E OB1E OB0E 0000 A 39 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 9 M 4 Note 1: Bits are not available on 28-pin devices; read as ‘0’. 0 D -p IL a g e 4 Y 5

D TABLE 4-20: REAL-TIME CLOCK AND CALENDAR REGISTER MAP P S 3 9 All I 9 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 C 4 Resets 0 D -p ALRMVAL 0620 Alarm Value Register Window Based on ALRMPTR<1:0> xxxx 2 ag ALCFGRPT 0622 ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0 ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0 0000 4 e 4 RTCVAL 0624 RTCC Value Register Window Based on RTCPTR<1:0> xxxx F 6 RCFGCAL 0626 RTCEN — RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0 CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 xxxx J Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 6 4 TABLE 4-21: CRC REGISTER MAP G All B File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets 0 CRCCON1 0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN — — — 0000 0 CRCCON2 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — — PLEN4 PLEN3 PLEN2 PLEN1 PLEN0 0000 4 CRCXORL 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 — 0000 CRCXORH 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 X19 X19 X17 X16 0000 F CRCDATL 0648 CRC Data Input Register Low Word xxxx A CRCDATH 064A CRC Data Input Register High Word xxxx CRCWDATL 064C CRC Result Register Low Word xxxx M CRCWDATH 064E CRC Result Register High Word xxxx I Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. L Y TABLE 4-22: COMPARATORS REGISTER MAP All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets CMSTAT 0650 CMIDL — — — — C3EVT C2EVT C1EVT — — — — — C3OUT C2OUT C1OUT 0000 CVRCON 0652 — — — — — CVREFP CVREFM1 CVREFM0 CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 0000 CM1CON 0654 CEN COE CPOL — — — CEVT COUT EVPOL1 EVPOL0 — CREF — — CCH1 CCH0 0000 CM2CON 065C CEN COE CPOL — — — CEVT COUT EVPOL1 EVPOL0 — CREF — — CCH1 CCH0 0000  2 CM3CON 0664 CEN COE CPOL — — — CEVT COUT EVPOL1 EVPOL0 — CREF — — CCH1 CCH0 0000 0 1 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 0 M ic ro c h ip T e c h n o lo g y In c .

 TABLE 4-23: PERIPHERAL PIN SELECT REGISTER MAP 2 010 M File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ReAslel ts icro RPINR0 0680 — — — INT1R4 INT1R3 INT1R2 INT1R1 INT1R0 — — — — — — — — 1F00 ch RPINR1 0682 — — — — — — — — — — — INT2R4 INT2R3 INT2R2 INT2R1 INT2R0 001F ip T RPINR3 0686 — — — T3CKR4 T3CKR3 T3CKR2 T3CKR1 T3CKR0 — — — T2CKR4 T2CKR3 T2CKR2 T2CKR1 T2CKR0 1F1F ec RPINR4 0688 — — — T5CKR4 T5CKR3 T5CKR2 T5CKR1 T5CKR0 — — — T4CKR4 T4CKR3 T4CKR2 T4CKR1 T4CKR0 1F1F h n RPINR7 068E — — — IC2R4 IC2R3 IC2R2 IC2R1 IC2R0 — — — IC1R4 IC1R3 IC1R2 IC1R1 IC1R0 1F1F o lo RPINR8 0690 — — — IC4R4 IC4R3 IC4R2 IC4R1 IC4R0 — — — IC3R4 IC3R3 IC3R2 IC3R1 IC3R0 1F1F g y In RPINR9 0692 — — — — — — — — — — — IC5R4 IC5R3 IC5R2 IC5R1 IC5R0 001F c RPINR11 0696 — — — OCFBR4 OCFBR3 OCFBR2 OCFBR1 OCFBR0 — — — OCFAR4 OCFAR3 OCFAR2 OCFAR1 OCFAR0 1F1F . RPINR18 06A4 — — — U1CTSR4 U1CTSR3 U1CTSR2 U1CTSR1 U1CTSR0 — — — U1RXR4 U1RXR3 U1RXR2 U1RXR1 U1RXR0 1F1F RPINR19 06A6 — — — U2CTSR4 U2CTSR3 U2CTSR2 U2CTSR1 U2CTSR0 — — — U2RXR4 U2RXR3 U2RXR2 U2RXR1 U2RXR0 1F1F RPINR20 06A8 — — — SCK1R4 SCK1R3 SCK1R2 SCK1R1 SCK1R0 — — — SDI1R4 SDI1R3 SDI1R2 SDI1R1 SDI1R0 1F1F RPINR21 06AA — — — — — — — — — — — SS1R4 SS1R3 SS1R2 SS1R1 SS1R0 001F RPINR22 06AC — — — SCK2R4 SCK2R3 SCK2R2 SCK2R1 SCK2R0 — — — SDI2R4 SDI2R3 SDI2R2 SDI2R1 SDI2R0 1F1F RPINR23 06AE — — — — — — — — — — — SS2R4 SS2R3 SS2R2 SS2R1 SS2R0 001F RPOR0 06C0 — — — RP1R4 RP1R3 RP1R2 RP1R1 RP1R0 — — — RP0R4 RP0R3 RP0R2 RP0R1 RP0R0 0000 P RPOR1 06C2 — — — RP3R4 RP3R3 RP3R2 RP3R1 RP3R0 — — — RP2R4 RP2R3 RP2R2 RP2R1 RP2R0 0000 RPOR2 06C4 — — — RP5R4 RP5R3 RP5R2 RP5R1 RP5R0 — — — RP4R4 RP4R3 RP4R2 RP4R1 RP4R0 0000 I C RPOR3 06C6 — — — RP7R4 RP7R3 RP7R2 RP7R1 RP7R0 — — — RP6R4 RP6R3 RP6R2 RP6R1 RP6R0 0000 RPOR4 06C8 — — — RP9R4 RP9R3 RP9R2 RP9R1 RP9R0 — — — RP8R4 RP8R3 RP8R2 RP8R1 RP8R0 0000 2 RPOR5 06CA — — — RP11R4 RP11R3 RP11R2 RP11R1 RP11R0 — — — RP10R4 RP10R3 RP10R2 RP10R1 RP10R0 0000 4 RPOR6 06CC — — — RP13R4 RP13R3 RP13R2 RP13R1 RP13R0 — — — — — — — — 0000 F RPOR7 06CE — — — RP15R4 RP15R3 RP15R2 RP15R1 RP15R0 — — — RP14R4 RP14R3 RP14R2 RP14R1 RP14R0 0000 J RPOR8(1) 06D0 — — — RP17R4 RP17R3 RP17R2 RP17R1 RP17R0 — — — RP16R4 RP16R3 RP16R2 RP16R1 RP16R0 0000 6 RPOR9(1) 06D2 — — — RP19R4 RP19R3 RP19R2 RP19R1 RP19R0 — — — RP18R4 RP18R3 RP18R2 RP18R1 RP18R0 0000 RPOR10(1) 06D4 — — — RP21R4 RP21R3 RP21R2 RP21R1 RP21R0 — — — RP20R4 RP20R3 RP20R2 RP20R1 RP20R0 0000 4 RPOR11(1) 06D6 — — — RP23R4 RP23R3 RP23R2 RP23R1 RP23R0 — — — RP22R4 RP22R3 RP22R2 RP22R1 RP22R0 0000 G RPOR12(1) 06D8 — — — RP25R4 RP25R3 RP25R2 RP25R1 RP25R0 — — — RP24R4 RP24R3 RP24R2 RP24R1 RP24R0 0000 B Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Note 1: Registers are unimplemented in 28-pin devices; read as ‘0’. 0 0 4 F DS A 3 9 9 M 4 0 D -p IL a g e 4 Y 7

D TABLE 4-24: SYSTEM REGISTER MAP P S 3 9 All I 9 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 C 4 Resets 0 D -p RCON 0740 TRAPR IOPUWR — — — DPSLP CM PMSLP EXTR SWR SWDTEN WDTO SLEEP IDLE BOR POR Note 1 2 ag OSCCON 0742 — COSC2 COSC1 COSC0 — NOSC2 NOSC1 NOSC0 CLKLOCK IOLOCK LOCK — CF POSCEN SOSCEN OSWEN Note 2 4 e 4 CLKDIV 0744 ROI DOZE2 DOZE1 DOZE0 DOZEN RCDIV2 RCDIV1 RCDIV0 CPDIV1 CPDIV0 PLLEN — — — — — 0100 F 8 OSCTUN 0748 — — — — — — — — — — TUN5 TUN4 TUN3 TUN2 TUN1 TUN0 0000 J REFOCON 074E ROEN — ROSSLP ROSEL RODIV3 RODIV2 RODIV1 RODIV0 — — — — — — — — 0000 6 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. 4 Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section6.0 “Resets” for more information. 2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section8.0 “Oscillator Configuration” for more information. G B TABLE 4-25: DEEP SLEEP REGISTER MAP 0 All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets(1) 0 4 DSCON 758 DSEN — — — — — — — — — — — — — DSBOR RELEASE 0000 DSWAKE 075A — — — — — — — DSINT0 DSFLT — — DSWDT DSRTC DSMCLR — DSPOR 0001 F DSGPR0 075C Deep Sleep General Purpose Register 0 0000 A DSGPR1 075E Deep Sleep General Purpose Register 1 0000 M Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Note 1: The Deep Sleep registers are only reset on a VDD POR event. I L TABLE 4-26: NVM REGISTER MAP Y All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets NVMCON 0760 WR WREN WRERR — — — — — — ERASE — — NVMOP3 NVMOP2 NVMOP1 NVMOP0 0000(1) NVMKEY 0766 — — — — — — — — NVMKEY Register<7:0> 0000 Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.  2 0 1 0 M ic ro c h ip T e c h n o lo g y In c .

 2 TABLE 4-27: PMD REGISTER MAP 0 1 0 M File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All ic Resets ro ch PMD1 0770 T5MD T4MD T3MD T2MD T1MD — — — I2C1MD U2MD U1MD SPI2MD SPI1MD — — ADC1MD 0000 ip T PMD2 0772 — — — IC5MD IC4MD IC3MD IC2MD IC1MD — — — OC5MD OC4MD OC3MD OC2MD OC1MD 0000 ec PMD3 0774 — — — — — CMPMD RTCCMD PMPMD CRCMD — — — — — I2C2MD — 0000 h n PMD4 0776 — — — — — — — — — UPWMMD — — REFOMD CTMUMD LVDMD USB1MD 0000 o lo Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. g y In c . P I C 2 4 F J 6 4 G B 0 0 4 F DS A 3 9 9 M 4 0 D -p IL a g e 4 Y 9

PIC24FJ64GB004 FAMILY 4.2.5 SOFTWARE STACK 4.3 Interfacing Program and Data Memory Spaces In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software The PIC24F architecture uses a 24-bit wide program Stack Pointer. The pointer always points to the first space and a 16-bit wide data space. The architecture is available free word and grows from lower to higher also a modified Harvard scheme, meaning that data addresses. It predecrements for stack pops and can also be present in the program space. To use this post-increments for stack pushes, as shown in data successfully, it must be accessed in a way that Figure4-4. Note that for a PC push during any CALL preserves the alignment of information in both spaces. instruction, the MSB of the PC is zero-extended before Aside from normal execution, the PIC24F architecture the push, ensuring that the MSB is always clear. provides two methods by which program space can be Note: A PC push during exception processing accessed during operation: will concatenate the SRL register to the • Using table instructions to access individual bytes MSB of the PC prior to the push. or words anywhere in the program space The Stack Pointer Limit Value (SPLIM) register, associ- • Remapping a portion of the program space into ated with the Stack Pointer, sets an upper address the data space (program space visibility) boundary for the stack. SPLIM is uninitialized at Reset. Table instructions allow an application to read or write As is the case for the Stack Pointer, SPLIM<0> is to small areas of the program memory. This makes the forced to ‘0’ because all stack operations must be method ideal for accessing data tables that need to be word-aligned. Whenever an EA is generated, using updated from time to time. It also allows access to all W15 as a source or destination pointer, the resulting bytes of the program word. The remapping method address is compared with the value in SPLIM. If the allows an application to access a large block of data on contents of the Stack Pointer (W15) and the SPLIM reg- a read-only basis, which is ideal for look-ups from a ister are equal, and a push operation is performed, a large table of static data; it can only access the least stack error trap will not occur. The stack error trap will significant word of the program word. occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap 4.3.1 ADDRESSING PROGRAM SPACE when the stack grows beyond address, 2000h in RAM, initialize the SPLIM with the value, 1FFEh. Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is Similarly, a Stack Pointer underflow (stack error) trap is needed to create a 23-bit or 24-bit program address generated when the Stack Pointer address is found to from 16-bit data registers. The solution depends on the be less than 0800h. This prevents the stack from interface method to be used. interfering with the Special Function Register (SFR) space. For table operations, the 8-bit Table Memory Page Address (TBLPAG) register is used to define a 32Kword A write to the SPLIM register should not be immediately region within the program space. This is concatenated followed by an indirect read operation using W15. with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of FIGURE 4-4: CALL STACK FRAME TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration 0000h 15 0 memory (TBLPAG<7> = 1). For remapping operations, the 8-bit Program Space ds Visibility Page Address (PSVPAG) register is used to waress define a 16Kword page in the program space. When s ToAddr the Most Significant bit of the EA is ‘1’, PSVPAG is con- ower PC<15:0> W15 (before CALL) catenated with the lower 15 bits of the EA to form a Grgh 000000000 PC<22:16> 23-bit program space address. Unlike table operations, ck Hi <Free Word> W15 (after CALL) this limits remapping operations strictly to the user a St memory area. POP : [--W15] Table4-28 and Figure4-5 show how the program EA is PUSH: [W15++] created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word. DS39940D-page 50  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 4-28: PROGRAM SPACE ADDRESS CONSTRUCTION Access Program Space Address Access Type Space <23> <22:16> <15> <14:1> <0> Instruction Access User 0 PC<22:1> 0 (Code Execution) 0xx xxxx xxxx xxxx xxxx xxx0 TBLRD/TBLWT User TBLPAG<7:0> Data EA<15:0> (Byte/Word Read/Write) 0xxx xxxx xxxx xxxx xxxx xxxx Configuration TBLPAG<7:0> Data EA<15:0> 1xxx xxxx xxxx xxxx xxxx xxxx Program Space Visibility User 0 PSVPAG<7:0> Data EA<14:0>(1) (Block Remap/Read) 0 xxxx xxxx xxx xxxx xxxx xxxx Note 1: Data EA<15> is always ‘1’ in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>. FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION Program Counter(1) 0 Program Counter 0 23 Bits EA 1/0 Table Operations(2) 1/0 TBLPAG 8 Bits 16 Bits 24 Bits Select 1 EA 0 Program Space Visibility(1) 0 PSVPAG (Remapping) 8 Bits 15 Bits 23 Bits User/Configuration Byte Select Space Select Note1: The LSb of program space addresses is always fixed as ‘0’ in order to maintain word alignment of data in the program and data spaces. 2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.  2010 Microchip Technology Inc. DS39940D-page 51

PIC24FJ64GB004 FAMILY 4.3.2 DATA ACCESS FROM PROGRAM 2. TBLRDH (Table Read High): In Word mode, it MEMORY USING TABLE maps the entire upper word of a program address INSTRUCTIONS (P<23:16>) to a data address. Note that D<15:8>, the ‘phantom’ byte, will always be ‘0’. The TBLRDL and TBLWTL instructions offer a direct In Byte mode, it maps the upper or lower byte of method of reading or writing the lower word of any the program word to D<7:0> of the data address within the program space without going through address, as above. Note that the data will data space. The TBLRDH and TBLWTH instructions are always be ‘0’ when the upper ‘phantom’ byte is the only method to read or write the upper 8 bits of a selected (byte select = 1). program space word as data. In a similar fashion, two table instructions, TBLWTH The PC is incremented by two for each successive and TBLWTL, are used to write individual bytes or 24-bit program word. This allows program memory words to a program space address. The details of addresses to directly map to data space addresses. their operation are explained in Section5.0 “Flash Program memory can thus be regarded as two, 16-bit Program Memory”. word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL For all table operations, the area of program memory access the space which contains the least significant space to be accessed is determined by the Table data word, and TBLRDH and TBLWTH access the space Memory Page Address register (TBLPAG). TBLPAG which contains the upper data byte. covers the entire program memory space of the device, including user and configuration spaces. When Two table instructions are provided to move byte or TBLPAG<7> = 0, the table page is located in the user word-sized (16-bit) data to and from program space. memory space. When TBLPAG<7> = 1, the page is Both function as either byte or word operations. located in configuration space. 1. TBLRDL (Table Read Low): In Word mode, it Note: Only table read operations will execute in maps the lower word of the program space the configuration memory space, and only location (P<15:0>) to a data address (D<15:0>). then, in implemented areas, such as the In Byte mode, either the upper or lower byte of Device ID. Table write operations are not the lower program word is mapped to the lower allowed. byte of a data address. The upper byte is selected when the byte select is ‘1’; the lower byte is selected when it is ‘0’. FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS Program Space TBLPAG Data EA<15:0> 02 23 15 0 000000h 23 16 8 0 00000000 00000000 020000h 00000000 030000h 00000000 ‘Phantom’ Byte TBLRDH.B (Wn<0> = 0) TBLRDL.B (Wn<0> = 1) TBLRDL.B (Wn<0> = 0) TBLRDL.W The address for the table operation is determined by the data EA within the page defined by the TBLPAG register. 800000h Only read operations are shown; write operations are also valid in the user memory area. DS39940D-page 52  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 4.3.3 READING DATA FROM PROGRAM 24-bit program word are used to contain the data. The MEMORY USING PROGRAM SPACE upper 8 bits of any program space locations used as VISIBILITY data should be programmed with ‘1111 1111’ or ‘0000 0000’ to force a NOP. This prevents possible The upper 32Kbytes of data space may optionally be issues should the area of code ever be accidentally mapped into any 16Kword page of the program space. executed. This provides transparent access of stored constant data from the data space without the need to use Note: PSV access is temporarily disabled during special instructions (i.e., TBLRDL/H). table reads/writes. Program space access through the data space occurs if For operations that use PSV and are executed outside the Most Significant bit (MSb) of the data space EA is ‘1’ a REPEAT loop, the MOV and MOV.D instructions will and program space visibility is enabled by setting the require one instruction cycle in addition to the specified PSV bit in the CPU Control register (CORCON<2>). The execution time. All other instructions will require two location of the program memory space to be mapped instruction cycles in addition to the specified execution into the data space is determined by the Program Space time. Visibility Page Address register (PSVPAG). This 8-bit For operations that use PSV which are executed inside register defines any one of 256possible pages of a REPEAT loop, there will be some instances that 16Kwords in program space. In effect, PSVPAG func- require two instruction cycles in addition to the tions as the upper 8 bits of the program memory specified execution time of the instruction: address, with the 15bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for • Execution in the first iteration each program memory word, the lower 15 bits of data • Execution in the last iteration space addresses directly map to the lower 15 bits in the • Execution prior to exiting the loop due to an corresponding program space addresses. interrupt Data reads to this area add an additional cycle to the • Execution upon re-entering the loop after an instruction being executed, since two program memory interrupt is serviced fetches are required. Any other iteration of the REPEAT loop will allow the Although each data space address, 8000h and higher, instruction accessing data, using PSV, to execute in a maps directly into a corresponding program memory single cycle. address (see Figure4-7), only the lower 16bits of the FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION When CORCON<2> = 1 and EA<15> = 1: Program Space Data Space PSVPAG 23 15 0 02 000000h 0000h Data EA<14:0> 010000h 018000h The data in the page designated by PSVPAG is mapped into the upper half of the data memory 8000h space.... PSV Area ...while the lower 15 bits of the EA specify an exact FFFFh address within the PSV area. This corresponds exactly to the same lower 15 bits of the actual program 800000h space address.  2010 Microchip Technology Inc. DS39940D-page 53

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 54  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 5.0 FLASH PROGRAM MEMORY RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user Note: This data sheet summarizes the features may write program memory data in blocks of 64 instruc- of this group of PIC24F devices. It is not tions (192 bytes) at a time and erase program memory intended to be a comprehensive reference in blocks of 512 instructions (1536 bytes) at a time. source. For more information, refer to the “PIC24F Family Reference Manual”, 5.1 Table Instructions and Flash Section 4. “Program Memory” Programming (DS39715). Regardless of the method used, all programming of The PIC24FJ64GB004 family of devices contains Flash memory is done with the table read and table internal Flash program memory for storing and executing write instructions. These allow direct read and write application code. The memory is readable, writable and access to the program memory space from the data erasable when operating with VDD over 2.35V. (If the memory while the device is in normal operating mode. regulator is disabled, VDDCORE must be over 2.25V.) The 24-bit target address in the program memory is It can be programmed in four ways: formed using the TBLPAG<7:0> bits and the Effective • In-Circuit Serial Programming™ (ICSP™) Address (EA) from a W register specified in the table instruction, as shown in Figure5-1. • Run-Time Self-Programming (RTSP) • Enhanced In-Circuit Serial Programming The TBLRDL and the TBLWTL instructions are used to (Enhanced ICSP) read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in ICSP allows a PIC24FJ64GB004 family device to be both Word and Byte modes. serially programmed while in the end application circuit. This is simply done with two lines for the programming The TBLRDH and TBLWTH instructions are used to read clock and programming data (which are named PGECx or write to bits<23:16> of program memory. TBLRDH and PGEDx, respectively), and three other lines for and TBLWTH can also access program memory in Word power (VDD), ground (VSS) and Master Clear (MCLR). or Byte mode. This allows customers to manufacture boards with unprogrammed devices and then program the micro- controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS 24 Bits Using Program 0 Program Counter 0 Counter Working Reg EA Using 1/0 TBLPAG Reg Table Instruction 8 Bits 16 Bits User/Configuration Byte Space Select 24-Bit EA Select  2010 Microchip Technology Inc. DS39940D-page 55

PIC24FJ64GB004 FAMILY 5.2 RTSP Operation 5.3 JTAG Operation The PIC24F Flash program memory array is organized The PIC24F family supports JTAG boundary scan. into rows of 64 instructions or 192 bytes. RTSP allows Boundary scan can improve the manufacturing the user to erase blocks of eight rows (512 instructions) process by verifying pin to PCB connectivity. at a time and to program one row at a time. It is also possible to program single words. 5.4 Enhanced In-Circuit Serial The 8-row erase blocks and single row write blocks are Programming edge-aligned, from the beginning of program memory, on Enhanced In-Circuit Serial Programming uses an boundaries of 1536 bytes and 192 bytes, respectively. on-board bootloader, known as the program executive, When data is written to program memory using TBLWT to manage the programming process. Using an SPI instructions, the data is not written directly to memory. data frame format, the program executive can erase, Instead, data written using table writes is stored in program and verify program memory. For more holding latches until the programming sequence is information on Enhanced ICSP, see the device executed. programming specification. Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 5.5 Control Registers 64TBLWT instructions are required to write the full row There are two SFRs used to read and write the of memory. program Flash memory: NVMCON and NVMKEY. To ensure that no data is corrupted during a write, any The NVMCON register (Register5-1) controls which unused addresses should be programmed with blocks are to be erased, which memory type is to be FFFFFFh. This is because the holding latches reset to programmed and when the programming cycle starts. an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows NVMKEY is a write-only register that is used for write which were not rewritten. protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the The basic sequence for RTSP programming is to set up NVMKEY register. Refer to Section5.6 “Programming a Table Pointer, then do a series of TBLWT instructions Operations” for further details. to load the buffers. Programming is performed by setting the control bits in the NVMCON register. 5.6 Programming Operations Data can be loaded in any order and the holding regis- ters can be written to multiple times before performing A complete programming sequence is necessary for a write operation. Subsequent writes, however, will programming or erasing the internal Flash in RTSP wipe out any previous writes. mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Note: Writing to a location multiple times without Setting the WR bit (NVMCON<15>) starts the erasing is not recommended. operation and the WR bit is automatically cleared when All of the table write operations are single-word writes the operation is finished. (2 instruction cycles) because only the buffers are writ- ten. A programming cycle is required for programming each row. DS39940D-page 56  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER R/SO-0, HC(1) R/W-0(1) R/W-0, HS(1) U-0 U-0 U-0 U-0 U-0 WR WREN WRERR — — — — — bit 15 bit 8 U-0 R/W-0(1) U-0 U-0 R/W-0(1) R/W-0(1) R/W-0(1) R/W-0(1) — ERASE — — NVMOP3(2) NVMOP2(2) NVMOP1(2) NVMOP0(2) bit 7 bit 0 Legend: SO = Settable Only bit HC = Hardware Clearable bit HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit(1) 1 = Initiate a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once the operation is complete. 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit(1) 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit(1) 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as ‘0’ bit 6 ERASE: Erase/Program Enable bit(1) 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as ‘0’ bit 3-0 NVMOP<3:0>: NVM Operation Select bits(1,2) 1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0)(3) 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1) Note 1: These bits can only be reset on POR. 2: All other combinations of NVMOP<3:0> are unimplemented. 3: Available in ICSP™ mode only. Refer to the device programming specification.  2010 Microchip Technology Inc. DS39940D-page 57

PIC24FJ64GB004 FAMILY 5.6.1 PROGRAMMING ALGORITHM FOR 4. Write the first 64 instructions from data RAM into FLASH PROGRAM MEMORY the program memory buffers (see Example5-1). 5. Write the program block to Flash memory: The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row a) Set the NVMOP bits to ‘0001’ to configure erase block containing the desired row. The general for row programming. Clear the ERASE bit process is as follows: and set the WREN bit. b) Write 55h to NVMKEY. 1. Read eight rows of program memory (512instructions) and store in data RAM. c) Write AAh to NVMKEY. 2. Update the program data in RAM with the d) Set the WR bit. The programming cycle desired new data. begins and the CPU stalls for the duration of the write cycle. When the write to Flash 3. Erase the block (see Example5-1): memory is done, the WR bit is cleared a) Set the NVMOP bits (NVMCON<3:0>) to automatically. ‘0010’ to configure for block erase. Set the 6. Repeat steps 4 and 5, using the next available ERASE (NVMCON<6>) and WREN 64instructions from the block in data RAM by (NVMCON<14>) bits. incrementing the value in TBLPAG, until all b) Write the starting address of the block to be 512instructions are written back to Flash erased into the TBLPAG and W registers. memory. c) Write 55h to NVMKEY. For protection against accidental operations, the write d) Write AAh to NVMKEY. initiate sequence for NVMKEY must be used to allow e) Set the WR bit (NVMCON<15>). The erase any erase or program operation to proceed. After the cycle begins and the CPU stalls for the dura- programming command has been executed, the user tion of the erase cycle. When the erase is must wait for the programming time until programming done, the WR bit is cleared automatically. is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example5-5. EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK – ASSEMBLY LANGUAGE CODE ; Set up NVMCON for block erase operation MOV #0x4042, W0 ; MOV W0, NVMCON ; Initialize NVMCON ; Init pointer to row to be ERASED MOV #tblpage(PROG_ADDR), W0 ; MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #tbloffset(PROG_ADDR), W0 ; Initialize in-page EA[15:0] pointer TBLWTL W0, [W0] ; Set base address of erase block DISI #5 ; Block all interrupts with priority <7 ; for next 5 instructions MOV #0x55, W0 MOV W0, NVMKEY ; Write the 55 key MOV #0xAA, W1 ; MOV W1, NVMKEY ; Write the AA key BSET NVMCON, #WR ; Start the erase sequence NOP ; Insert two NOPs after the erase NOP ; command is asserted DS39940D-page 58  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY EXAMPLE 5-2: ERASING A PROGRAM MEMORY BLOCK – ‘C’ LANGUAGE CODE // C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; // Address of row to write unsigned int offset; //Set up pointer to the first memory location to be written TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR offset = progAddr & 0xFFFF; // Initialize lower word of address __builtin_tblwtl(offset, 0x0000); // Set base address of erase block // with dummy latch write NVMCON = 0x4042; // Initialize NVMCON asm("DISI #5"); // Block all interrupts with priority <7 // for next 5 instructions __builtin_write_NVM(); // C30 function to perform unlock // sequence and set WR EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE ; Set up NVMCON for row programming operations MOV #0x4001, W0 ; MOV W0, NVMCON ; Initialize NVMCON ; Set up a pointer to the first program memory location to be written ; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; 0th_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 1st_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0] ; Write PM high byte into program latch  2010 Microchip Technology Inc. DS39940D-page 59

PIC24FJ64GB004 FAMILY EXAMPLE 5-4: LOADING THE WRITE BUFFERS – ‘C’ LANGUAGE CODE // C example using MPLAB C30 #define NUM_INSTRUCTION_PER_ROW 64 unsigned int offset; unsigned int i; unsigned long progAddr = 0xXXXXXX; // Address of row to write unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write //Set up NVMCON for row programming NVMCON = 0x4001; // Initialize NVMCON //Set up pointer to the first memory location to be written TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR offset = progAddr & 0xFFFF; // Initialize lower word of address //Perform TBLWT instructions to write necessary number of latches for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++) { __builtin_tblwtl(offset, progData[i++]); // Write to address low word __builtin_tblwth(offset, progData[i]); // Write to upper byte offset = offset + 2; // Increment address } EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE DISI #5 ; Block all interrupts with priority <7 ; for next 5 instructions MOV #0x55, W0 MOV W0, NVMKEY ; Write the 55 key MOV #0xAA, W1 ; MOV W1, NVMKEY ; Write the AA key BSET NVMCON, #WR ; Start the erase sequence NOP ; NOP ; BTSC NVMCON, #15 ; and wait for it to be BRA $-2 ; completed EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – ‘C’ LANGUAGE CODE // C example using MPLAB C30 asm("DISI #5"); // Block all interrupts with priority < 7 // for next 5 instructions __builtin_write_NVM(); // Perform unlock sequence and set WR DS39940D-page 60  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 5.6.2 PROGRAMMING A SINGLE WORD instructions write the desired data into the write latches OF FLASH PROGRAM MEMORY and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register If a Flash location has been erased, it can be pro- for a word write, set the NVMOP bits (NVMCON<3:0>) grammed using table write instructions to write an to ‘0011’. The write is performed by executing the instruction word (24-bit) into the write latch. The unlock sequence and setting the WR bit (see TBLPAG register is loaded with the 8 Most Significant Example5-7). Bytes of the Flash address. The TBLWTL and TBLWTH EXAMPLE 5-7: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY – ASSEMBLY LANGUAGE CODE ; Setup a pointer to data Program Memory MOV #tblpage(PROG_ADDR), W0 ; MOV W0, TBLPAG ;Initialize PM Page Boundary SFR MOV #tbloffset(PROG_ADDR), W0 ;Initialize a register with program memory address MOV #LOW_WORD, W2 ; MOV #HIGH_BYTE, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; Setup NVMCON for programming one word to data Program Memory MOV #0x4003, W0 ; MOV W0, NVMCON ; Set NVMOP bits to 0011 DISI #5 ; Disable interrupts while the KEY sequence is written MOV #0x55, W0 ; Write the key sequence MOV W0, NVMKEY MOV #0xAA, W0 MOV W0, NVMKEY BSET NVMCON, #WR ; Start the write cycle NOP ; Insert two NOPs after the erase NOP ; Command is asserted EXAMPLE 5-8: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY – ‘C’LANGUAGE CODE // C example using MPLAB C30 unsigned int offset; unsigned long progAddr = 0xXXXXXX; // Address of word to program unsigned int progDataL = 0xXXXX; // Data to program lower word unsigned char progDataH = 0xXX; // Data to program upper byte //Set up NVMCON for word programming NVMCON = 0x4003; // Initialize NVMCON //Set up pointer to the first memory location to be written TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR offset = progAddr & 0xFFFF; // Initialize lower word of address //Perform TBLWT instructions to write latches __builtin_tblwtl(offset, progDataL); // Write to address low word __builtin_tblwth(offset, progDataH); // Write to upper byte asm(“DISI #5”); // Block interrupts with priority < 7 // for next 5 instructions __builtin_write_NVM(); // C30 function to perform unlock // sequence and set WR  2010 Microchip Technology Inc. DS39940D-page 61

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 62  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 6.0 RESETS Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU Note: This data sheet summarizes the features and peripherals are forced to a known Reset state. of this group of PIC24F devices. It is not Most registers are unaffected by a Reset; their status is intended to be a comprehensive reference unknown on POR and unchanged by all other Resets. source. For more information, refer to the “PIC24F Family Reference Manual”, Note: Refer to the specific peripheral or CPU section of this manual for register Reset Section 7. “Reset” (DS39712). states. The Reset module combines all Reset sources and All types of device Reset will set a corresponding status controls the device Master Reset Signal, SYSRST. The bit in the RCON register to indicate the type of Reset following is a list of device Reset sources: (see Register6-1). A Power-on Reset will clear all bits, • POR: Power-on Reset except for the BOR and POR bits (RCON<1:0>), which • MCLR: Pin Reset are set. The user may set or clear any bit at any time • SWR: RESET Instruction during code execution. The RCON bits only serve as • WDT: Watchdog Timer Reset status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur. • BOR: Brown-out Reset • CM: Configuration Mismatch Reset The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. • TRAPR: Trap Conflict Reset The function of these bits is discussed in other sections • IOPUWR: Illegal Opcode Reset of this data sheet. • UWR: Uninitialized W Register Reset Note: The status bits in the RCON register A simplified block diagram of the Reset module is should be cleared after they are read so shown in Figure6-1. that the next RCON register value after a device Reset will be meaningful. FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM RESET Instruction Glitch Filter MCLR WDT Module Sleep or Idle VDD Rise POR Detect SYSRST VDD Brown-out BOR Reset Enable Voltage Regulator Trap Conflict Illegal Opcode Configuration Mismatch Uninitialized W Register Preliminary  2010 Microchip Technology Inc. DS39940D-page 63

PIC24FJ64GB004 FAMILY REGISTER 6-1: RCON: RESET CONTROL REGISTER(1) R/W-0, HS R/W-0, HS U-0 U-0 U-0 R/CO-0, HS R/W-0, HS R/W-0 TRAPR IOPUWR — — — DPSLP CM PMSLP bit 15 bit 8 R/W-0, HS R/W-0, HS R/W-0 R/W-0, HS R/W-0, HS R/W-0, HS R/W-1, HS R/W-1, HS EXTR SWR SWDTEN(2) WDTO SLEEP IDLE BOR POR bit 7 bit 0 Legend: CO = Clearable Only bit HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 TRAPR: Trap Reset Flag bit 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit 1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address Pointer caused a Reset 0 = An illegal opcode or uninitialized W Reset has not occurred bit 13-11 Unimplemented: Read as ‘0’ bit 10 DPSLP: Deep Sleep Mode Flag bit 1 = Deep Sleep has occurred 0 = Deep Sleep has not occurred bit 9 CM: Configuration Word Mismatch Reset Flag bit 1 = A Configuration Word Mismatch Reset has occurred 0 = A Configuration Word Mismatch Reset has not occurred bit 8 PMSLP: Program Memory Power During Sleep bit 1 = Program memory bias voltage remains powered during Sleep 0 = Program memory bias voltage is powered down during Sleep and the voltage regulator enters Standby mode bit 7 EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred bit 6 SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed bit 5 SWDTEN: Software Enable/Disable of WDT bit(2) 1 = WDT is enabled 0 = WDT is disabled bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred bit 3 SLEEP: Wake From Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode bit 2 IDLE: Wake-up From Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset. 2: If the FWDTEN Configuration bit is ‘1’ (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting. Preliminary DS39940D-page 64  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 6-1: RCON: RESET CONTROL REGISTER(1) (CONTINUED) bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset. 0 = A Brown-out Reset has not occurred bit 0 POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset. 2: If the FWDTEN Configuration bit is ‘1’ (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting. TABLE 6-1: RESET FLAG BIT OPERATION Flag Bit Setting Event Clearing Event TRAPR (RCON<15>) Trap Conflict Event POR IOPUWR (RCON<14>) Illegal Opcode or Uninitialized W Register Access POR CM (RCON<9>) Configuration Mismatch Reset POR EXTR (RCON<7>) MCLR Reset POR SWR (RCON<6>) RESET Instruction POR WDTO (RCON<4>) WDT Time-out PWRSAV Instruction, POR SLEEP (RCON<3>) PWRSAV #SLEEP Instruction POR IDLE (RCON<2>) PWRSAV #IDLE Instruction POR BOR (RCON<1>) POR, BOR — POR (RCON<0>) POR — DPSLP (RCON<10>) PWRSAV #SLEEP instruction with DSCON <DSEN> set POR Note: All Reset flag bits may be set or cleared by the user software. 6.1 Clock Source Selection at Reset 6.2 Device Reset Times If clock switching is enabled, the system clock source at The Reset times for various types of device Reset are device Reset is chosen as shown in Table6-2. If clock summarized in Table6-3. Note that the System Reset switching is disabled, the system clock source is always signal, SYSRST, is released after the POR and PWRT selected according to the oscillator configuration bits. delay times expire. Refer to Section8.0 “Oscillator Configuration” for The time at which the device actually begins to execute further details. code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and TABLE 6-2: OSCILLATOR SELECTION vs. the PLL lock time. The OST and PLL lock times occur TYPE OF RESET (CLOCK in parallel with the applicable SYSRST delay times. SWITCHING ENABLED) The FSCM delay determines the time at which the Reset Type Clock Source Determinant FSCM begins to monitor the system clock source after the SYSRST signal is released. POR FNOSC Configuration bits BOR (CW2<10:8>) MCLR COSC Control bits WDTO (OSCCON<14:12>) SWR Preliminary  2010 Microchip Technology Inc. DS39940D-page 65

PIC24FJ64GB004 FAMILY TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS System Clock Reset Type Clock Source SYSRST Delay Notes Delay POR(6) EC TPOR + TRST + TPWRT — 1, 2, 3 FRC, FRCDIV TPOR + TRST + TPWRT TFRC 1, 2, 3, 4 LPRC TPOR + TRST + TPWRT TLPRC 1, 2, 3, 4 ECPLL TPOR + TRST + TPWRT TLOCK 1, 2, 3, 5 FRCPLL TPOR + TRST + TPWRT TFRC + TLOCK 1, 2, 3, 4, 5 XT, HS, SOSC TPOR+ TRST + TPWRT TOST 1, 2, 3, 6 XTPLL, HSPLL TPOR + TRST + TPWRT TOST + TLOCK 1, 2, 3, 5, 6 BOR EC TRST + TPWRT — 2, 3 FRC, FRCDIV TRST + TPWRT TFRC 2, 3, 4 LPRC TRST + TPWRT TLPRC 2, 3, 4 ECPLL TRST + TPWRT TLOCK 2, 3, 5 FRCPLL TRST + TPWRT TFRC + TLOCK 2, 3, 4, 5 XT, HS, SOSC TRST + TPWRT TOST 2, 3, 6 XTPLL, HSPLL TRST + TPWRT TFRC + TLOCK 2, 3, 4, 5 All Others Any Clock TRST — 2 Note 1: TPOR = Power-on Reset delay. 2: TRST = Internal State Reset time. 3: TPWRT = 64 ms nominal if regulator is disabled (DISVREG tied to VDD). 4: TFRC and TLPRC = RC Oscillator start-up times. 5: TLOCK = PLL lock time. 6: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system. 7: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid. Note: For detailed operating frequency and timing specifications, see Section29.0 “Electrical Characteristics”. Preliminary DS39940D-page 66  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 6.2.1 POR AND LONG OSCILLATOR 6.3 Special Function Register Reset START-UP TIMES States The oscillator start-up circuitry and its associated delay Most of the Special Function Registers (SFRs) associ- timers are not linked to the device Reset delays that ated with the PIC24F CPU and peripherals are reset to a occur at power-up. Some crystal circuits (especially particular value at a device Reset. The SFRs are low-frequency crystals) will have a relatively long grouped by their peripheral or CPU function and their start-up time. Therefore, one or more of the following Reset values are specified in each section of this manual. conditions is possible after SYSRST is released: The Reset value for each SFR does not depend on the • The oscillator circuit has not begun to oscillate. type of Reset with the exception of four registers. The • The Oscillator Start-up Timer has not expired (if a Reset value for the Reset Control register, RCON, will crystal oscillator is used). depend on the type of device Reset. The Reset value • The PLL has not achieved a lock (if PLL is used). for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed The device will not begin to execute code until a valid values of the FNOSC bits in Flash Configuration clock source has been released to the system. There- Word2 (CW2); see Table6-2. The RCFGCAL and fore, the oscillator and PLL start-up delays must be NVMCON registers are only affected by a POR. considered when the Reset delay time must be known. 6.4 Deep Sleep BOR (DSBOR) 6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS Deep Sleep BOR is a very low-power BOR circuitry, If the FSCM is enabled, it will begin to monitor the used when the device is in Deep Sleep mode. Due to system clock source when SYSRST is released. If a low-current consumption, accuracy may vary. valid clock source is not available at this time, the The DSBOR trip point is around 2.0V. DSBOR is device will automatically switch to the FRC Oscillator enabled by configuring CW4<DSBOREN> = 1. DSBOR and the user can switch to the desired crystal oscillator will re-arm the POR to ensure the device will reset if VDD in the Trap Service Routine (TSR). drops below the POR threshold. Preliminary  2010 Microchip Technology Inc. DS39940D-page 67

PIC24FJ64GB004 FAMILY NOTES: Preliminary DS39940D-page 68  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 7.0 INTERRUPT CONTROLLER 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE Note: This data sheet summarizes the features The Alternate Interrupt Vector Table (AIVT) is located of this group of PIC24F devices. It is not after the IVT, as shown in Figure7-1. Access to the intended to be a comprehensive reference AIVT is provided by the ALTIVT control bit source. For more information, refer to the (INTCON2<15>). If the ALTIVT bit is set, all interrupt “PIC24F Family Reference Manual”, and exception processes will use the alternate vectors Section 8. “Interrupts” (DS39707). instead of the default vectors. The alternate vectors are The PIC24F interrupt controller reduces the numerous organized in the same manner as the default vectors. peripheral interrupt request signals to a single interrupt The AIVT supports emulation and debugging efforts by request signal to the PIC24F CPU. It has the following providing a means to switch between an application features: and a support environment without requiring the inter- • Up to 8 processor exceptions and software traps rupt vectors to be reprogrammed. This feature also • 7 user-selectable priority levels enables switching between applications for evaluation of different software algorithms at run time. If the AIVT • Interrupt Vector Table (IVT) with up to 118 vectors is not needed, the AIVT should be programmed with • A unique vector for each interrupt or exception the same addresses used in the IVT. source • Fixed priority within a specified user priority level 7.2 Reset Sequence • Alternate Interrupt Vector Table (AIVT) for debug support A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. • Fixed interrupt entry and return latencies The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro- 7.1 Interrupt Vector Table controller then begins program execution at location The Interrupt Vector Table (IVT) is shown in Figure7-1. 000000h. The user programs a GOTO instruction at the The IVT resides in program memory, starting at location Reset address, which redirects program execution to 000004h. The IVT contains 126 vectors, consisting of the appropriate start-up routine. 8non-maskable trap vectors, plus up to 118 sources of Note: Any unimplemented or unused vector interrupt. In general, each interrupt source has its own locations in the IVT and AIVT should be vector. Each interrupt vector contains a 24-bit wide programmed with the address of a default address. The value programmed into each interrupt interrupt handler routine that contains a vector location is the starting address of the associated RESET instruction. Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the inter- rupt associated with Vector 0 will take priority over interrupts at any other vector address. PIC24FJ64GB004 family devices implement non-maskable traps and unique interrupts. These are summarized in Table7-1 and Table7-2.  2010 Microchip Technology Inc. DS39940D-page 69

PIC24FJ64GB004 FAMILY FIGURE 7-1: PIC24F INTERRUPT VECTOR TABLE Reset – GOTO Instruction 000000h Reset – GOTO Address 000002h Reserved 000004h Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 000014h Interrupt Vector 1 — — — Interrupt Vector 52 00007Ch y Interrupt Vector Table (IVT)(1) orit Interrupt Vector 53 00007Eh Pri Interrupt Vector 54 000080h er — d — Or — ural Interrupt Vector 116 0000FCh at Interrupt Vector 117 0000FEh N g Reserved 000100h n Reserved 000102h si a Reserved e cr Oscillator Fail Trap Vector e D Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 000114h Interrupt Vector 1 — — — Alternate Interrupt Vector Table (AIVT)(1) Interrupt Vector 52 00017Ch Interrupt Vector 53 00017Eh Interrupt Vector 54 000180h — — — Interrupt Vector 116 Interrupt Vector 117 0001FEh Start of Code 000200h Note 1: See Table7-2 for the interrupt vector list. TABLE 7-1: TRAP VECTOR DETAILS Vector Number IVT Address AIVT Address Trap Source 0 000004h 000104h Reserved 1 000006h 000106h Oscillator Failure 2 000008h 000108h Address Error 3 00000Ah 00010Ah Stack Error 4 00000Ch 00010Ch Math Error 5 00000Eh 00010Eh Reserved 6 000010h 000110h Reserved 7 000012h 000112h Reserved DS39940D-page 70  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS Interrupt Bit Locations Vector AIVT Interrupt Source IVT Address Number Address Flag Enable Priority ADC1 Conversion Done 13 00002Eh 00012Eh IFS0<13> IEC0<13> IPC3<6:4> Comparator Event 18 000038h 000138h IFS1<2> IEC1<2> IPC4<10:8> CRC Generator 67 00009Ah 00019Ah IFS4<3> IEC4<3> IPC16<14:12> CTMU Event 77 0000AEh 0001AEh IFS4<13> IEC4<13> IPC19<6:4> External Interrupt 0 0 000014h 000114h IFS0<0> IEC0<0> IPC0<2:0> External Interrupt 1 20 00003Ch 00013Ch IFS1<4> IEC1<4> IPC5<2:0> External Interrupt 2 29 00004Eh 00014Eh IFS1<13> IEC1<13> IPC7<6:4> I2C1 Master Event 17 000036h 000136h IFS1<1> IEC1<1> IPC4<6:4> I2C1 Slave Event 16 000034h 000134h IFS1<0> IEC1<0> IPC4<2:0> I2C2 Master Event 50 000078h 000178h IFS3<2> IEC3<2> IPC12<10:8> I2C2 Slave Event 49 000076h 000176h IFS3<1> IEC3<1> IPC12<6:4> Input Capture 1 1 000016h 000116h IFS0<1> IEC0<1> IPC0<6:4> Input Capture 2 5 00001Eh 00011Eh IFS0<5> IEC0<5> IPC1<6:4> Input Capture 3 37 00005Eh 00015Eh IFS2<5> IEC2<5> IPC9<6:4> Input Capture 4 38 000060h 000160h IFS2<6> IEC2<6> IPC9<10:8> Input Capture 5 39 000062h 000162h IFS2<7> IEC2<7> IPC9<14:12> Input Change Notification 19 00003Ah 00013Ah IFS1<3> IEC1<3> IPC4<14:12> LVD Low-Voltage Detect 72 0000A4h 0001A4h IFS4<8> IEC4<8> IPC18<2:0> Output Compare 1 2 000018h 000118h IFS0<2> IEC0<2> IPC0<10:8> Output Compare 2 6 000020h 000120h IFS0<6> IEC0<6> IPC1<10:8> Output Compare 3 25 000046h 000146h IFS1<9> IEC1<9> IPC6<6:4> Output Compare 4 26 000048h 000148h IFS1<10> IEC1<10> IPC6<10:8> Output Compare 5 41 000066h 000166h IFS2<9> IEC2<9> IPC10<6:4> Parallel Master Port 45 00006Eh 00016Eh IFS2<13> IEC2<13> IPC11<6:4> Real-Time Clock/Calendar 62 000090h 000190h IFS3<14> IEC3<14> IPC15<10:8> SPI1 Error 9 000026h 000126h IFS0<9> IEC0<9> IPC2<6:4> SPI1 Event 10 000028h 000128h IFS0<10> IEC0<10> IPC2<10:8> SPI2 Error 32 000054h 000154h IFS2<0> IEC2<0> IPC8<2:0> SPI2 Event 33 000056h 000156h IFS2<1> IEC2<1> IPC8<6:4> Timer1 3 00001Ah 00011Ah IFS0<3> IEC0<3> IPC0<14:12> Timer2 7 000022h 000122h IFS0<7> IEC0<7> IPC1<14:12> Timer3 8 000024h 000124h IFS0<8> IEC0<8> IPC2<2:0> Timer4 27 00004Ah 00014Ah IFS1<11> IEC1<11> IPC6<14:12> Timer5 28 00004Ch 00014Ch IFS1<12> IEC1<12> IPC7<2:0> UART1 Error 65 000096h 000196h IFS4<1> IEC4<1> IPC16<6:4> UART1 Receiver 11 00002Ah 00012Ah IFS0<11> IEC0<11> IPC2<14:12> UART1 Transmitter 12 00002Ch 00012Ch IFS0<12> IEC0<12> IPC3<2:0> UART2 Error 66 000098h 000198h IFS4<2> IEC4<2> IPC16<10:8> UART2 Receiver 30 000050h 000150h IFS1<14> IEC1<14> IPC7<10:8> UART2 Transmitter 31 000052h 000152h IFS1<15> IEC1<15> IPC7<14:12> USB Interrupt 86 0000C0h 0001C0h IFS5<6> IEC5<6> IPC21<10:8>  2010 Microchip Technology Inc. DS39940D-page 71

PIC24FJ64GB004 FAMILY 7.3 Interrupt Control and Status The interrupt sources are assigned to the IFSx, IECx Registers and IPCx registers in the order of their vector numbers, as shown in Table7-2. For example, the INT0 (External The PIC24FJ64GB004 family of devices implements Interrupt 0) is shown as having a vector number and a the following registers for the interrupt controller: natural order priority of 0. Thus, the INT0IF status bit is • INTCON1 found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of • INTCON2 IPC0 (IPC0<2:0>). • IFS0 through IFS5 Although they are not specifically part of the interrupt • IEC0 through IEC5 control hardware, two of the CPU control registers • IPC0 through IPC21 (except IPC13, IPC14 and contain bits that control interrupt functionality. The ALU IPC17) STATUS Register (SR) contains the IPL<2:0> bits • INTTREG (SR<7:5>); these indicate the current CPU interrupt Global interrupt control functions are controlled from priority level. The user may change the current CPU INTCON1 and INTCON2. INTCON1 contains the priority level by writing to the IPL bits. Interrupt Nesting Disable (NSTDIS) bit, as well as the The CORCON register contains the IPL3 bit, which, control and status flags for the processor trap sources. together with IPL<2:0>, indicates the current CPU The INTCON2 register controls the external interrupt priority level. IPL3 is a read-only bit so that trap events request signal behavior and the use of the Alternate cannot be masked by the user software. Interrupt Vector Table. The interrupt controller has the Interrupt Controller Test The IFSx registers maintain all of the interrupt request Register (INTTREG) that displays the status of the flags. Each source of interrupt has a status bit which is interrupt controller. When an interrupt request occurs, set by the respective peripherals, or an external signal, its associated vector number and the new interrupt and is cleared via software. priority level are latched into INTTREG. The IECx registers maintain all of the interrupt enable This information can be used to determine a specific bits. These control bits are used to individually enable interrupt source if a generic ISR is used for multiple interrupts from the peripherals or external signals. vectors – such as when ISR remapping is used in boot- The IPCx registers are used to set the Interrupt Priority loader applications. It also could be used to check if Level for each source of interrupt. Each user interrupt another interrupt is pending while in an ISR. source can be assigned to one of eight priority levels. All interrupt registers are described in Register7-1 through Register7-35, on the following pages. DS39940D-page 72  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU) U-0 U-0 U-0 U-0 U-0 U-0 U-0 R-0 — — — — — — — DC(1) bit 15 bit 8 R/W-0 R/W-0 R/W-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 IPL2(2,3) IPL1(2,3) IPL0(2,3) RA(1) N(1) OV(1) Z(1) C(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits(2,3) 111 = CPU interrupt priority level is 7 (15). User interrupts disabled. 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10) 001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8) Note 1: See Register3-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions. 2: The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1. 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1. REGISTER 7-2: CORCON: CPU CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 R/C-0 R/W-0 U-0 U-0 — — — — IPL3(2) PSV(1) — — bit 7 bit 0 Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 3 IPL3: CPU Interrupt Priority Level Status bit(2) 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less Note 1: See Register3-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions. 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.  2010 Microchip Technology Inc. DS39940D-page 73

PIC24FJ64GB004 FAMILY REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 NSTDIS — — — — — — — bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 — — — MATHERR ADDRERR STKERR OSCFAIL — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled bit 14-5 Unimplemented: Read as ‘0’ bit 4 MATHERR: Arithmetic Error Trap Status bit 1 = Overflow trap has occurred 0 = Overflow trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred bit 2 STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred bit 1 OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred bit 0 Unimplemented: Read as ‘0’ DS39940D-page 74  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2 R/W-0 R-0 U-0 U-0 U-0 U-0 U-0 U-0 ALTIVT DISI — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — — — — — INT2EP INT1EP INT0EP bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ALTIVT: Enable Alternate Interrupt Vector Table (AIVT) bit 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) Interrupt Vector Table (IVT) bit 14 DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active bit 13-3 Unimplemented: Read as ‘0’ bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge  2010 Microchip Technology Inc. DS39940D-page 75

PIC24FJ64GB004 FAMILY REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — AD1IF U1TXIF U1RXIF SPI1IF SPF1IF T3IF bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 T2IF OC2IF IC2IF — T1IF OC1IF IC1IF INT0IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 AD1IF: A/D Conversion Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 U1TXIF: UART1 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 U1RXIF: UART1 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 SPF1IF: SPI1 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 T3IF: Timer3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 T2IF: Timer2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 IC2IF: Input Capture Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as ‘0’ bit 3 T1IF: Timer1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 INT0IF: External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred DS39940D-page 76  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U2TXIF U2RXIF INT2IF T5IF T4IF OC4IF OC3IF — bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — INT1IF CNIF CMIF MI2C1IF SI2C1IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8-5 Unimplemented: Read as ‘0’ bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 CNIF: Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 CMIF: Comparator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred  2010 Microchip Technology Inc. DS39940D-page 77

PIC24FJ64GB004 FAMILY REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 U-0 U-0 R/W-0 U-0 U-0 U-0 R/W-0 U-0 — — PMPIF — — — OC5IF — bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 IC5IF IC4IF IC3IF — — — SPI2IF SPF2IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 PMPIF: Parallel Master Port Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12-10 Unimplemented: Read as ‘0’ bit 9 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 Unimplemented: Read as ‘0’ bit 7 IC5IF: Input Capture Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC4IF: Input Capture Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 IC3IF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4-2 Unimplemented: Read as ‘0’ bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 SPF2IF: SPI2 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred DS39940D-page 78  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 — RTCIF — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0, R/W-0 U-0 — — — — — MI2C2IF SI2C2IF — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14 RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13-3 Unimplemented: Read as ‘0’ bit 2 MI2C2IF: Master I2C2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 79

PIC24FJ64GB004 FAMILY REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0 — — CTMUIF — — — — LVDIF bit 15 bit 8 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 U-0 — — — — CRCIF U2ERIF U1ERIF — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 CTMUIF: CTMU Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12-9 Unimplemented: Read as ‘0’ bit 8 LVDIF: Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7-4 Unimplemented: Read as ‘0’ bit 3 CRCIF: CRC Generator Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Unimplemented: Read as ‘0’ DS39940D-page 80  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 — USB1IF — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6 USB1IF: USB1 (USB OTG) Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 81

PIC24FJ64GB004 FAMILY REGISTER 7-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — AD1IE U1TXIE U1RXIE SPI1IE SPF1IE T3IE bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 T2IE OC2IE IC2IE — T1IE OC1IE IC1IE INT0IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 AD1IE: A/D Conversion Complete Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 11 U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 SPI1IE: SPI1 Transfer Complete Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 SPF1IE: SPI1 Fault Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as ‘0’ bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 INT0IE: External Interrupt 0 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled DS39940D-page 82  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U2TXIE U2RXIE INT2IE(1) T5IE T4IE OC4IE OC3IE — bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — INT1IE(1) CNIE CMIE MI2C1IE SI2C1IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit(1) 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 12 T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as ‘0’ bit 4 INT1IE: External Interrupt 1 Enable bit(1) 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or PRIx pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information.  2010 Microchip Technology Inc. DS39940D-page 83

PIC24FJ64GB004 FAMILY REGISTER 7-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 U-0 U-0 R/W-0 U-0 U-0 U-0 R/W-0 U-0 — — PMPIE — — — OC5IE — bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 IC5IE IC4IE IC3IE — — — SPI2IE SPF2IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 PMPIE: Parallel Master Port Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 12-10 Unimplemented: Read as ‘0’ bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8 Unimplemented: Read as ‘0’ bit 7 IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 4-2 Unimplemented: Read as ‘0’ bit 1 SPI2IE: SPI2 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SPF2IE: SPI2 Fault Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled DS39940D-page 84  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 — RTCIE — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 U-0 — — — — — MI2C2IE SI2C2IE — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14 RTCIE: Real-Time Clock/Calendar Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13-3 Unimplemented: Read as ‘0’ bit 2 MI2C2IE: Master I2C2 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 SI2C2IE: Slave I2C2 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 85

PIC24FJ64GB004 FAMILY REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0 — — CTMUIE — — — — LVDIE bit 15 bit 8 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 U-0 — — — — CRCIE U2ERIE U1ERIE — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 12-9 Unimplemented: Read as ‘0’ bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 7-4 Unimplemented: Read as ‘0’ bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 Unimplemented: Read as ‘0’ DS39940D-page 86  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 — USB1IE — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6 USB1IE: USB1 (USB OTG) Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 87

PIC24FJ64GB004 FAMILY REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — T1IP2 T1IP1 T1IP0 — OC1IP2 OC1IP1 OC1IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — IC1IP2 IC1IP1 IC1IP0 — INT0IP2 INT0IP1 INT0IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 INT0IP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled DS39940D-page 88  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — T2IP2 T2IP1 T2IP0 — OC2IP2 OC2IP1 OC2IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — IC2IP2 IC2IP1 IC2IP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 T2IP<2:0>: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 89

PIC24FJ64GB004 FAMILY REGISTER 7-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — U1RXIP2 U1RXIP1 U1RXIP0 — SPI1IP2 SPI1IP1 SPI1IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — SPF1IP2 SPF1IP1 SPF1IP0 — T3IP2 T3IP1 T3IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 SPF1IP<2:0>: SPI1 Fault Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 T3IP<2:0>: Timer3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled DS39940D-page 90  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — AD1IP2 AD1IP1 AD1IP0 — U1TXIP2 U1TXIP1 U1TXIP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6-4 AD1IP<2:0>: A/D Conversion Complete Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled  2010 Microchip Technology Inc. DS39940D-page 91

PIC24FJ64GB004 FAMILY REGISTER 7-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — CNIP2 CNIP1 CNIP0 — CMIP2 CMIP1 CMIP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — MI2C1IP2 MI2C1IP1 MI2C1IP0 — SI2C1IP2 SI2C1IP1 SI2C1IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 CNIP<2:0>: Input Change Notification Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 CMIP<2:0>: Comparator Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 MI2C1IP<2:0>: Master I2C1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 SI2C1IP<2:0>: Slave I2C1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled DS39940D-page 92  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 — — — — — INT1IP2 INT1IP1 INT1IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-3 Unimplemented: Read as ‘0’ bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled  2010 Microchip Technology Inc. DS39940D-page 93

PIC24FJ64GB004 FAMILY REGISTER 7-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — T4IP2 T4IP1 T4IP0 — OC4IP2 OC4IP1 OC4IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — OC3IP2 OC3IP1 OC3IP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’ DS39940D-page 94  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — U2TXIP2 U2TXIP1 U2TXIP0 — U2RXIP2 U2RXIP1 U2RXIP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — INT2IP2 INT2IP1 INT2IP0 — T5IP2 T5IP1 T5IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled  2010 Microchip Technology Inc. DS39940D-page 95

PIC24FJ64GB004 FAMILY REGISTER 7-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — SPI2IP2 SPI2IP1 SPI2IP0 — SPF2IP2 SPF2IP1 SPF2IP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as ‘0’ bit 2-0 SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled DS39940D-page 96  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — IC5IP2 IC5IP1 IC5IP0 — IC4IP2 IC4IP1 IC4IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — IC3IP2 IC3IP1 IC3IP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 97

PIC24FJ64GB004 FAMILY REGISTER 7-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — OC5IP2 OC5IP1 OC5IP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6-4 OC5IP<2:0>: Output Compare Channel 5 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’ DS39940D-page 98  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — PMPIP2 PMPIP1 PMPIP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6-4 PMPIP<2:0>: Parallel Master Port Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 99

PIC24FJ64GB004 FAMILY REGISTER 7-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12 U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 — — — — — MI2C2IP2 MI2C2IP1 MI2C2IP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — SI2C2IP2 SI2C2IP1 SI2C2IP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10-8 MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’ DS39940D-page 100  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-30: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15 U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 — — — — — RTCIP2 RTCIP1 RTCIP0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10-8 RTCIP<2:0>: Real-Time Clock/Calendar Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 101

PIC24FJ64GB004 FAMILY REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — CRCIP2 CRCIP1 CRCIP0 — U2ERIP2 U2ERIP1 U2ERIP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — U1ERIP2 U1ERIP1 U1ERIP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 CRCIP<2:0>: CRC Generator Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as ‘0’ bit 10-8 U2ERIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as ‘0’ bit 6-4 U1ERIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’ DS39940D-page 102  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-32: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 — — — — — LVDIP2 LVDIP1 LVDIP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-3 Unimplemented: Read as ‘0’ bit 2-0 LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled REGISTER 7-33: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0 — CTMUIP2 CTMUIP1 CTMUIP0 — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6-4 CTMUIP<2:0>: CTMU Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 103

PIC24FJ64GB004 FAMILY REGISTER 7-34: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — — — — — USB1IP2 USB1IP1 USB1IP0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10-8 USB1IP<2:0>: USB Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0 Unimplemented: Read as ‘0’ DS39940D-page 104  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 7-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER R-0 U-0 R/W-0 U-0 R-0 R-0 R-0 R-0 CPUIRQ — VHOLD — ILR3 ILR2 ILR1 ILR0 bit 15 bit 8 U-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 — VECNUM6 VECNUM5 VECNUM4 VECNUM3 VECNUM2 VECNUM1 VECNUM0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU; this happens when the CPU priority is higher than the interrupt priority 0 = No interrupt request is unacknowledged bit 14 Unimplemented: Read as ‘0’ bit 13 VHOLD: Vector Number Capture Configuration bit 1 = The VECNUM bits contain the value of the highest priority pending interrupt 0 = The VECNUM bits contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending) bit 12 Unimplemented: Read as ‘0’ bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 • • • 0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0 bit 7 Unimplemented: Read as ‘0’ bit 6-0 VECNUM<6:0>: Pending Interrupt Vector ID bits (pending vector number is VECNUM + 8) 0111111 = Interrupt vector pending is Number 135 • • • 0000001 = Interrupt vector pending is Number 9 0000000 = Interrupt vector pending is Number 8  2010 Microchip Technology Inc. DS39940D-page 105

PIC24FJ64GB004 FAMILY 7.4 Interrupt Setup Procedures 7.4.3 TRAP SERVICE ROUTINE A Trap Service Routine (TSR) is coded like an ISR, 7.4.1 INITIALIZATION except that the appropriate trap status flag in the To configure an interrupt source: INTCON1 register must be cleared to avoid re-entry into the TSR. 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired. 7.4.4 INTERRUPT DISABLE 2. Select the user-assigned priority level for the interrupt source by writing the control bits in the All user interrupts can be disabled using the following appropriate IPCx register. The priority level will procedure: depend on the specific application and type of 1. Push the current SR value onto the software interrupt source. If multiple priority levels are not stack using the PUSH instruction. desired, the IPCx register control bits for all 2. Force the CPU to Priority Level 7 by inclusive enabled interrupt sources may be programmed ORing the value OEh with SRL. to the same non-zero value. To enable user interrupts, the POP instruction may be Note: At a device Reset, the IPCx registers are used to restore the previous SR value. initialized, such that all user interrupt Note that only user interrupts with a priority level of 7 or sources are assigned to Priority Level 4. less can be disabled. Trap sources (Level8-15) cannot 3. Clear the interrupt flag status bit associated with be disabled. the peripheral in the associated IFSx register. The DISI instruction provides a convenient way to 4. Enable the interrupt source by setting the disable interrupts of Priority Levels 1-6 for a fixed interrupt enable control bit associated with the period of time. Level 7 interrupt sources are not source in the appropriate IECx register. disabled by the DISI instruction. 7.4.2 INTERRUPT SERVICE ROUTINE The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., ‘C’ or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level. DS39940D-page 106  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 8.0 OSCILLATOR • An on-chip USB PLL block to provide a stable 48MHz CONFIGURATION clock for the USB module, as well as a range of frequency options for the system clock Note: This data sheet summarizes the features • Software-controllable switching between various of this group of PIC24F devices. It is not clock sources intended to be a comprehensive reference • Software-controllable postscaler for selective source. For more information, refer to the clocking of CPU for system power savings “PIC24F Family Reference Manual”, • A Fail-Safe Clock Monitor (FSCM) that detects Section 6. “Oscillator” (DS39700). clock failure and permits safe application recovery or shutdown The oscillator system for PIC24FJ64GB004 family devices has the following features: • A separate and independently configurable system clock output for synchronizing external hardware • A total of four external and internal oscillator options as clock sources, providing 11 different clock modes A simplified diagram of the oscillator system is shown in Figure8-1. FIGURE 8-1: PIC24FJ64GB004 FAMILY CLOCK DIAGRAM PIC24FJ64GB004 Family 48 MHz USB Clock Primary Oscillator XT, HS, EC OSCO USB PLL REFOCON<15:8> XTPLL, HSPLL PLL OSCI ECPLL,FRCPLL Reference Clock & Generator DIV REFO PLLDIV<2:0> CPDIV<1:0> 8 MHz er FRC al 4 MHz FRCDIV c Oscillator (n8o mMiHnzal) Posts Peripherals CLKDIV<10:8> FRC CLKO aler CPU c LPRC LPRC sts Oscillator 31 kHz (nominal) Po Secondary Oscillator CLKDIV<14:12> SOSC SOSCO SOSCEN Enable SOSCI Oscillator Clock Control Logic Fail-Safe Clock Monitor WDT, PWRT Clock Source Option for Other Modules  2010 Microchip Technology Inc. DS39940D-page 107

PIC24FJ64GB004 FAMILY 8.1 CPU Clocking Scheme 8.2 Initial Configuration on POR The system clock source can be provided by one of The oscillator source (and operating mode) that is used four sources: at a device Power-on Reset event is selected using Con- figuration bit settings. The oscillator Configuration bit • Primary Oscillator (POSC) on the OSCI and settings are located in the Configuration registers in the OSCO pins program memory (refer to Section26.1 “Configuration • Secondary Oscillator (SOSC) on the SOSCI and Bits” for further details). The Primary Oscillator SOSCO pins Configuration bits, POSCMD<1:0> (Configuration • Fast Internal RC (FRC) Oscillator Word2<1:0>), and the Initial Oscillator Select Configu- • Low-Power Internal RC (LPRC) Oscillator ration bits, FNOSC<2:0> (Configuration Word2<10:8>), The primary oscillator and FRC sources have the select the oscillator source that is used at a Power-on option of using the internal USB PLL block, which Reset. The FRC Primary Oscillator with Postscaler generates both the USB module clock and a separate (FRCDIV) is the default (unprogrammed) selection. The system clock from the 96MHz PLL. Refer to secondary oscillator, or one of the internal oscillators, Section8.5 “Oscillator Modes and USB Operation” may be chosen by programming these bit locations. for additional information. The Configuration bits allow users to choose between The Fast Internal RC (FRC) provides an 8MHz clock the various clock modes, shown in Table8-1. source. It can optionally be reduced by the pro- 8.2.1 CLOCK SWITCHING MODE grammable clock divider to provide a range of system CONFIGURATION BITS clock frequencies. The FCKSM Configuration bits (Configuration The selected clock source generates the processor Word2<7:6>) are used to jointly configure device clock and peripheral clock sources. The processor clock switching and the Fail-Safe Clock Monitor (FSCM). source is divided by two to produce the internal instruc- tion cycle clock, FCY. In this document, the instruction Clock switching is enabled only when FCKSM1 is cycle clock is also denoted by FOSC/2. The internal programmed (‘0’). The FSCM is enabled only when the instruction cycle clock, FOSC/2, can be provided on the FCKSM<1:0> bits are both programmed (‘00’). OSCO I/O pin for some operating modes of the primary oscillator. TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION Oscillator Mode Oscillator Source POSCMD<1:0> FNOSC<2:0> Notes Fast RC Oscillator with Postscaler Internal 11 111 1, 2 (FRCDIV) (Reserved) Internal xx 110 1 Low-Power RC Oscillator (LPRC) Internal 11 101 1 Secondary (Timer1) Oscillator Secondary 11 100 1 (SOSC) Primary Oscillator (XT) with PLL Primary 01 011 Module (XTPLL) Primary Oscillator (EC) with PLL Primary 00 011 Module (ECPLL) Primary Oscillator (HS) Primary 10 010 Primary Oscillator (XT) Primary 01 010 Primary Oscillator (EC) Primary 00 010 Fast RC Oscillator with PLL Module Internal 11 001 1 (FRCPLL) Fast RC Oscillator (FRC) Internal 11 000 1 Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit. 2: This is the default oscillator mode for an unprogrammed (erased) device. DS39940D-page 108  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 8.3 Control Registers The OSCCON register (Register8-1) is the main con- trol register for the oscillator. It controls clock source The operation of the oscillator is controlled by three switching and allows the monitoring of clock sources. Special Function Registers (SFRs): The CLKDIV register (Register8-2) controls the • OSCCON features associated with Doze mode, as well as the • CLKDIV postscaler for the FRC Oscillator. The OSCTUN • OSCTUN register (Register8-3) allows the user to fine tune the FRC Oscillator over a range of approximately ±12%. REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER U-0 R-0 R-0 R-0 U-0 R/W-x(1) R/W-x(1) R/W-x(1) — COSC2 COSC1 COSC0 — NOSC2 NOSC1 NOSC0 bit 15 bit 8 R/SO-0 R/W-0 R-0(3) U-0 R/CO-0 R/W-0 R/W-0 R/W-0 CLKLOCK IOLOCK(2) LOCK — CF POSCEN SOSCEN OSWEN bit 7 bit 0 Legend: CO = Clearable Only bit SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 COSC<2:0>: Current Oscillator Selection bits 111 = Fast RC Oscillator with Postscaler (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC) bit 11 Unimplemented: Read as ‘0’ bit 10-8 NOSC<2:0>: New Oscillator Selection bits(1) 111 = Fast RC Oscillator with Postscaler (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC) Note 1: Reset values for these bits are determined by the FNOSC Configuration bits. 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ‘1’, once the IOLOCK bit is set, it cannot be cleared. 3: Also resets to ‘0’ during any valid clock switch or whenever a non-PLL Clock mode is selected.  2010 Microchip Technology Inc. DS39940D-page 109

PIC24FJ64GB004 FAMILY REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED) bit 7 CLKLOCK: Clock Selection Lock Enabled bit If FSCM is enabled (FCKSM1 = 1): 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit If FSCM is disabled (FCKSM1 = 0): Clock and PLL selections are never locked and may be modified by setting the OSWEN bit. bit 6 IOLOCK: I/O Lock Enable bit(2) 1 = I/O lock is active 0 = I/O lock is not active bit 5 LOCK: PLL Lock Status bit(3) 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled bit 4 Unimplemented: Read as ‘0’ bit 3 CF: Clock Fail Detect bit 1 = FSCM has detected a clock failure 0 = No clock failure has been detected bit 2 POSCEN: Primary Oscillator Sleep Enable bit 1 = Primary oscillator continues to operate during Sleep mode 0 = Primary oscillator disabled during Sleep mode bit 1 SOSCEN: 32kHz Secondary Oscillator (SOSC) Enable bit 1 = Enable secondary oscillator 0 = Disable secondary oscillator bit 0 OSWEN: Oscillator Switch Enable bit 1 = Initiate an oscillator switch to the clock source specified by the NOSC<2:0> bits 0 = Oscillator switch is complete Note 1: Reset values for these bits are determined by the FNOSC Configuration bits. 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ‘1’, once the IOLOCK bit is set, it cannot be cleared. 3: Also resets to ‘0’ during any valid clock switch or whenever a non-PLL Clock mode is selected. DS39940D-page 110  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 8-2: CLKDIV: CLOCK DIVIDER REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 ROI DOZE2 DOZE1 DOZE0 DOZEN(1) RCDIV2 RCDIV1 RCDIV0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 CPDIV1 CPDIV0 PLLEN — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE<2:0>: CPU Peripheral Clock Ratio Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1 bit 11 DOZEN: DOZE Enable bit(1) 1 = DOZE<2:0> bits specify the CPU peripheral clock ratio 0 = CPU peripheral clock ratio is set to 1:1 bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits 111 = 31.25kHz (divide-by-256) 110 = 125kHz (divide-by-64) 101 = 250kHz (divide-by-32) 100 = 500kHz (divide-by-16) 011 = 1MHz (divide-by-8) 010 = 2MHz (divide-by-4) 001 = 4MHz (divide-by-2) 000 = 8MHz (divide-by-1) bit 7-6 CPDIV<1:0>: USB System Clock Select bits (postscaler select from 32MHz clock branch) 11 = 4MHz (divide-by-8)(2) 10 = 8MHz (divide-by-4)(2) 01 = 16MHz (divide-by-2) 00 = 32MHz (divide-by-1) bit 5 PLLEN: 96 MHz PLL Enable bit 1 = Enable PLL 0 = Disable PLL bit 4-0 Unimplemented: Read as ‘0’ Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs. 2: This setting is not allowed while the USB module is enabled.  2010 Microchip Technology Inc. DS39940D-page 111

PIC24FJ64GB004 FAMILY REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — TUN5(1) TUN4(1) TUN3(1) TUN2(1) TUN1(1) TUN0(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as ‘0’ bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits(1) 011111 = Maximum frequency deviation 011110 =    000001 = 000000 = Center frequency, oscillator is running at factory calibrated frequency 111111 =    100001 = 100000 = Minimum frequency deviation Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic. 8.4 Clock Switching Operation 8.4.1 ENABLING CLOCK SWITCHING With few limitations, applications are free to switch To enable clock switching, the FCKSM Configuration between any of the four clock sources (POSC, SOSC, bits in CW2 must be programmed to ‘00’. (Refer to FRC and LPRC) under software control and at any Section26.1 “Configuration Bits” for further details.) time. To limit the possible side effects that could result If the FCKSM Configuration bits are unprogrammed from this flexibility, PIC24F devices have a safeguard (‘1x’), the clock switching function and Fail-Safe Clock lock built into the switching process. Monitor function are disabled; this is the default setting. The NOSCx control bits (OSCCON<10:8>) do not Note: The Primary Oscillator mode has three control the clock selection when clock switching is dis- different submodes (XT, HS and EC) abled. However, the COSCx bits (OSCCON<14:12>) which are determined by the POSCMDx will reflect the clock source selected by the FNOSCx Configuration bits. While an application Configuration bits. can switch to and from Primary Oscillator mode in software, it cannot switch The OSWEN control bit (OSCCON<0>) has no effect between the different primary submodes when clock switching is disabled; it is held at ‘0’ at all without reprogramming the device. times. DS39940D-page 112  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 8.4.2 OSCILLATOR SWITCHING A recommended code sequence for a clock switch SEQUENCE includes the following: At a minimum, performing a clock switch requires this 1. Disable interrupts during the OSCCON register basic sequence: unlock and write sequence. 2. Execute the unlock sequence for the OSCCON 1. If desired, read the COSCx bits high byte by writing 78h and 9Ah to (OSCCON<14:12>) to determine the current OSCCON<15:8> in two back-to-back oscillator source. instructions. 2. Perform the unlock sequence to allow a write to 3. Write new oscillator source to the NOSCx bits in the OSCCON register high byte. the instruction immediately following the unlock 3. Write the appropriate value to the NOSCx bits sequence. (OSCCON<10:8>) for the new oscillator source. 4. Execute the unlock sequence for the OSCCON 4. Perform the unlock sequence to allow a write to low byte by writing 46h and 57h to the OSCCON register low byte. OSCCON<7:0> in two back-to-back instructions. 5. Set the OSWEN bit to initiate the oscillator 5. Set the OSWEN bit in the instruction immediately switch. following the unlock sequence. Once the basic sequence is completed, the system 6. Continue to execute code that is not clock hardware responds automatically as follows: clock-sensitive (optional). 1. The clock switching hardware compares the 7. Invoke an appropriate amount of software delay COSCx bits with the new value of the NOSCx (cycle counting) to allow the selected oscillator bits. If they are the same, then the clock switch and/or PLL to start and stabilize. is a redundant operation. In this case, the 8. Check to see if OSWEN is ‘0’. If it is, the switch OSWEN bit is cleared automatically and the was successful. If OSWEN is still set, then clock switch is aborted. check the LOCK bit to determine the cause of 2. If a valid clock switch has been initiated, the failure. LOCK (OSCCON<5>) and CF (OSCCON<3>) The core sequence for unlocking the OSCCON register bits are cleared. and initiating a clock switch is shown in Example8-1. 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator EXAMPLE 8-1: BASIC CODE SEQUENCE must be turned on, the hardware will wait until FOR CLOCK SWITCHING the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is ;Place the new oscillator selection in detected (LOCK = 1). W0 4. The hardware waits for 10 clock cycles from the ;OSCCONH (high byte) Unlock Sequence new clock source and then performs the clock MOV #OSCCONH, w1 switch. MOV #0x78, w2 MOV #0x9A, w3 5. The hardware clears the OSWEN bit to indicate a MOV.b w2, [w1] successful clock transition. In addition, the MOV.b w3, [w1] NOSCx bit values are transferred to the COSCx ;Set new oscillator selection bits. MOV.b WREG, OSCCONH 6. The old clock source is turned off at this time, ;OSCCONL (low byte) unlock sequence with the exception of LPRC (if WDT or FSCM is MOV #OSCCONL, w1 enabled) or SOSC (if SOSCEN remains set). MOV #0x46, w2 Note1: The processor will continue to execute MOV #0x57, w3 code throughout the clock switching MOV.b w2, [w1] MOV.b w3, [w1] sequence. Timing-sensitive code should ;Start oscillator switch operation not be executed during this time. BSET OSCCON,#0 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direc- tion. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.  2010 Microchip Technology Inc. DS39940D-page 113

PIC24FJ64GB004 FAMILY 8.5 Oscillator Modes and USB TABLE 8-2: SYSTEM CLOCK OPTIONS Operation DURING USB OPERATION Because of the timing requirements imposed by USB, MCU Clock Division Microcontroller (CPDIV<1:0>) Clock Frequency an internal clock of 48MHz is required at all times while the USB module is enabled. Since this is well beyond the None (00) 32MHz maximum CPU clock speed, a method is provided to 2 (01) 16MHz internally generate both the USB and system clocks 4 (10) 8MHz from a single oscillator source. PIC24FJ64GB004 family 8 (11) 4MHz devices use the same clock structure as other PIC24FJ devices, but include a two-branch PLL system to TABLE 8-3: VALID PRIMARY OSCILLATOR generate the two clock signals. CONFIGURATIONS FOR USB The USB PLL block is shown in Figure8-2. In this OPERATIONS system, the input from the primary oscillator is divided down by a PLL prescaler to generate a 4MHz output. Input Oscillator PLL Division Clock Mode This is used to drive an on-chip 96MHz PLL frequency Frequency (PLLDIV<2:0>) multiplier to drive the two clock branches. One branch 48MHz ECPLL 12 (111) uses a fixed, divide-by-2 frequency divider to generate 32MHz ECPLL 8 (110) the 48MHz USB clock. The other branch uses a fixed, divide-by-3 frequency divider and configurable PLL 24MHz HSPLL, ECPLL 6 (101) prescaler/divider to generate a range of system clock 20MHz HSPLL, ECPLL 5 (100) frequencies. The CPDIV bits select the system clock 16MHz HSPLL, ECPLL 4 (011) speed; available clock options are listed in Table8-2. 12MHz HSPLL, ECPLL 3 (010) The USB PLL prescaler does not automatically sense 8MHz XTPLL, ECPLL 2 (001) the incoming oscillator frequency. The user must man- 4MHz XTPLL, ECPLL 1 (000) ually configure the PLL divider to generate the required 4MHz output using the PLLDIV<2:0> Configuration bits. This limits the choices for primary oscillator frequency to a total of 8 possibilities, shown in Table8-3. FIGURE 8-2: USB PLL BLOCK PLLDIV<2:0> 48 MHz Clock FNOSC<2:0>  12 for USB Module Input from  8 111  2 110 POSC  6 er  5 101 (8IF4n RM pMCuHHt zfz)r oomr PLLPrescal  4321 100000110001010 4 MHz 96P MLLHz  3 32 MHz PLLscaler  842 011101 PfoLr LS Oysutetpmu tClock Pre  1 00 CPDIV<1:0> 8.5.1 CONSIDERATIONS FOR USB • The Primary Oscillator/PLL modes are the only OPERATION oscillator configurations that permit USB opera- tion. There is no provision to provide a separate When using the USB On-The-Go module in external clock source to the USB module. PIC24FJ64GB004 family devices, users must always • All oscillator modes are available; however, USB observe these rules in configuring the system clock: operation is not possible when these modes are • For USB operation, the selected clock source selected. They may still be useful in cases where (EC, HS or XT) must meet the USB clock other power levels of operation are desirable and tolerance requirements. the USB module is not needed (e.g., the application is Sleeping and waiting for bus attachment). DS39940D-page 114  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 8.6 Secondary Oscillator (SOSC) In general, the crystal circuit connections should be as short as possible. It is also good practice to surround 8.6.1 BASIC SOSC OPERATION the crystal circuit with a ground loop or ground plane. For more information on crystal circuit design, please PIC24FJ64GB004 family devices do not have to set the refer to Section 6 “Oscillator” (DS39700) of the SOSCEN bit to use the secondary oscillator. Any module “PIC24F Family Reference Manual”. Additional infor- requiring the SOSC (such as RTCC, Timer1 or DSWDT) mation is also available in these Microchip Application will automatically turn on the SOSC when the clock signal Notes: is needed. The SOSC, however, has a long start-up time. To avoid delays for peripheral start-up, the SOSC can be • AN826, “Crystal Oscillator Basics and Crystal manually started using the SOSCEN bit. Selection for rfPIC® and PICmicro® Devices” (DS00826) To use the secondary oscillator, the SOSCSEL<1:0> bits (CW3<9:8>) must be configured in an oscillator • AN849, “Basic PICmicro® Oscillator Design” (DS00849). mode – either ‘11’ or ‘01’. Setting SOSCSEL to ‘00’ configures the SOSC pins for Digital mode, enabling digital I/O functionality on the pins. Digital functionality 8.7 Reference Clock Output will not be available if the SOSC is configured in either In addition to the CLKO output (FOSC/2) available in cer- of the oscillator modes. tain oscillator modes, the device clock in the 8.6.2 LOW-POWER SOSC OPERATION PIC24FJ64GB004 family devices can also be configured to provide a reference clock output signal to a port pin. The secondary oscillator can operate in two distinct This feature is available in all oscillator configurations levels of power consumption based on device configu- and allows the user to select a greater range of clock ration. In Low-Power mode, the oscillator operates in a submultiples to drive external devices in the application. low drive strength, low-power state. By default, the This reference clock output is controlled by the oscillator uses a higher drive strength, and therefore, REFOCON register (Register8-4). Setting the ROEN requires more power. The Secondary Oscillator Mode bit (REFOCON<15>) makes the clock signal available Configuration bits, SOSCSEL<1:0> (CW3<9:8>), on the REFO pin. The RODIV bits (REFOCON<11:8>) determine the oscillator’s power mode. Programming enable the selection of 16 different clock divider the SOSCSEL bits to ‘01’ selects low-power operation. options. The lower drive strength of this mode makes the SOSC The ROSSLP and ROSEL bits (REFOCON<13:12>) more sensitive to noise and requires a longer start-up control the availability of the reference output during time. When Low-Power mode is used, care must be Sleep mode. The ROSEL bit determines if the oscillator taken in the design and layout of the SOSC circuit to on OSC1 and OSC2, or the current system clock ensure that the oscillator starts up and oscillates source, is used for the reference clock output. The properly. ROSSLP bit determines if the reference source is 8.6.3 EXTERNAL (DIGITAL) CLOCK available on REFO when the device is in Sleep mode. MODE (SCLKI) To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device The SOSC can also be configured to run from an clock must also be configured for one of the primary external 32kHz clock source, rather than the internal modes (EC, HS or XT); otherwise, if the POSCEN bit is oscillator. In this mode, also referred to as Digital mode, not also set, the oscillator on OSC1 and OSC2 will be the clock source provided on the SCLKI pin is used to powered down when the device enters Sleep mode. clock any modules that are configured to use the Clearing the ROSEL bit allows the reference output secondary oscillator. In this mode, the crystal driving frequency to change as the system clock changes circuit is disabled and the SOSCEN bit (OSCCON<1>) during any clock switches. has no effect. 8.6.4 SOSC LAYOUT CONSIDERATIONS The pinout limitations on low pin count devices, such as those in the PIC24FJ64GB004 family, may make the SOSC more susceptible to noise than other PIC24F devices. Unless proper care is taken in the design and layout of the SOSC circuit, this external noise may introduce inaccuracies into the oscillator’s period.  2010 Microchip Technology Inc. DS39940D-page 115

PIC24FJ64GB004 FAMILY REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ROEN — ROSSLP ROSEL RODIV3 RODIV2 RODIV1 RODIV0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ROEN: Reference Oscillator Output Enable bit 1 = Reference oscillator is enabled on REFO pin 0 = Reference oscillator is disabled bit 14 Unimplemented: Read as ‘0’ bit 13 ROSSLP: Reference Oscillator Output Stop in Sleep bit 1 = Reference oscillator continues to run in Sleep 0 = Reference oscillator is disabled in Sleep bit 12 ROSEL: Reference Oscillator Source Select bit 1 = Primary oscillator is used as the base clock. Note that the crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode. 0 = System clock used as the base clock; base clock reflects any clock switching of the device bit 11-8 RODIV<3:0>: Reference Oscillator Divisor Select bits 1111 = Base clock value divided by 32,768 1110 = Base clock value divided by 16,384 1101 = Base clock value divided by 8,192 1100 = Base clock value divided by 4,096 1011 = Base clock value divided by 2,048 1010 = Base clock value divided by 1,024 1001 = Base clock value divided by 512 1000 = Base clock value divided by 256 0111 = Base clock value divided by 128 0110 = Base clock value divided by 64 0101 = Base clock value divided by 32 0100 = Base clock value divided by 16 0011 = Base clock value divided by 8 0010 = Base clock value divided by 4 0001 = Base clock value divided by 2 0000 = Base clock value bit 7-0 Unimplemented: Read as ‘0’ DS39940D-page 116  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 9.0 POWER-SAVING FEATURES The assembly syntax of the PWRSAV instruction is shown in Example9-1. Note: This data sheet summarizes the features Note: SLEEP_MODE and IDLE_MODE are con- of this group of PIC24F devices. It is not stants defined in the assembler include intended to be a comprehensive reference file for the selected device. source. For more information, refer to the “PIC24F Family Reference Manual”, Sleep and Idle modes can be exited as a result of an Section 39. “Power-Saving Features enabled interrupt, WDT time-out or a device Reset. with Deep Sleep” (DS39727). When the device exits these modes, it is said to “wake-up”. The PIC24FJ64GB004 family of devices provides the ability to manage power consumption by selectively 9.2.1 SLEEP MODE managing clocking to the CPU and the peripherals. In Sleep mode has these features: general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower • The system clock source is shut down. If an consumed power. All PIC24F devices manage power on-chip oscillator is used, it is turned off. consumption in four different ways: • The device current consumption will be reduced • Clock Frequency to a minimum provided that no I/O pin is sourcing current. • Instruction-Based Sleep, Idle and Deep Sleep modes • The I/O pin directions and states are frozen. • Software Controlled Doze mode • The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source • Selective Peripheral Control in Software is disabled. Combinations of these methods can be used to • The LPRC clock will continue to run in Sleep selectively tailor an application’s power consumption, mode if the WDT or RTCC, with LPRC as clock while still maintaining critical application features, such source, is enabled. as timing-sensitive communications. • The WDT, if enabled, is automatically cleared prior to entering Sleep mode. 9.1 Clock Frequency and Clock • Some device features or peripherals may Switching continue to operate in Sleep mode. This includes PIC24F devices allow for a wide range of clock items, such as the input change notification on the frequencies to be selected under application control. If I/O ports, or peripherals that use an external clock the system clock configuration is not locked, users can input. Any peripheral that requires the system choose low-power or high-precision oscillators by simply clock source for its operation will be disabled in changing the NOSC bits. The process of changing a Sleep mode. system clock during operation, as well as limitations to The device will wake-up from Sleep mode on any of the process, are discussed in more detail in Section8.0 these events: “Oscillator Configuration”. • On any interrupt source that is individually enabled 9.2 Instruction-Based Power-Saving • On any form of device Reset Modes • On a WDT time-out PIC24F devices have two special power-saving modes On wake-up from Sleep, the processor will restart with that are entered through the execution of a special the same clock source that was active when Sleep PWRSAV instruction. Sleep mode stops clock operation mode was entered. and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals except RTCC and DSWDT. It also freezes I/O states and removes power to SRAM and Flash memory. EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode PWRSAV #IDLE_MODE ; Put the device into IDLE mode BSET DSCON, #DSEN ; Enable Deep Sleep PWRSAV #SLEEP_MODE ; Put the device into Deep SLEEP mode  2010 Microchip Technology Inc. DS39940D-page 117

PIC24FJ64GB004 FAMILY 9.2.2 IDLE MODE Note: Since Deep Sleep mode powers down the Idle mode has these features: microcontroller by turning off the on-chip • The CPU will stop executing instructions. VDDCORE voltage regulator, Deep Sleep capability is available only when operating • The WDT is automatically cleared. with the internal regulator enabled. • The system clock source remains active. By default, all peripheral modules continue to operate 9.2.4.1 Entering Deep Sleep Mode normally from the system clock source, but can Deep Sleep mode is entered by setting the DSEN bit in also be selectively disabled (see Section9.4 the DSCON register, and then executing a SLEEP “Selective Peripheral Module Control”). instruction (PWRSAV #SLEEP_MODE) within one to three • If the WDT or FSCM is enabled, the LPRC will instruction cycles to minimize the chance that Deep also remain active. Sleep will be spuriously entered. The device will wake from Idle mode on any of these If the PWRSAV command is not given within three events: instruction cycles, the DSEN bit will be cleared by the • Any interrupt that is individually enabled hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also • Any device Reset automatically cleared when exiting the Deep Sleep • A WDT time-out mode. On wake-up from Idle mode, the clock is reapplied to Note: To re-enter Deep Sleep after a Deep Sleep the CPU and instruction execution begins immediately, wake-up, allow a delay of at least 3 TCY starting with the instruction following the PWRSAV after clearing the RELEASE bit. instruction or the first instruction in the ISR. The sequence to enter Deep Sleep mode is: 9.2.3 INTERRUPTS COINCIDENT WITH 1. If the application requires the Deep Sleep WDT, POWER SAVE INSTRUCTIONS enable it and configure its clock source(see Any interrupt that coincides with the execution of a Section9.2.4.7 “Deep Sleep WDT” for PWRSAV instruction (except for Deep Sleep mode) will details). be held off until entry into Sleep or Idle mode has com- 2. If the application requires Deep Sleep BOR, pleted. The device will then wake-up from Sleep or Idle enable it by programming the DSBOREN mode. Configuration bit (CW4<6>). 3. If the application requires wake-up from Deep 9.2.4 DEEP SLEEP MODE Sleep on RTCC alarm, enable and configure the In PIC24FJ64GB004 family devices, Deep Sleep mode RTCC module (see Section20.0 “Real-Time is intended to provide the lowest levels of power Clock and Calendar (RTCC)” for more consumption available, without requiring the use of information). external switches to completely remove all power from 4. If needed, save any critical application context the device. Entry into Deep Sleep mode is completely data by writing it to the DSGPR0 and DSGPR1 under software control. Exit from Deep Sleep mode can registers (optional). be triggered from any of the following events: 5. Enable Deep Sleep mode by setting the DSEN • POR event bit (DSCON<15>). • MCLR event 6. Enter Deep Sleep mode by immediately issuing • RTCC alarm (If the RTCC is present) a PWRSAV #0 instruction. • External Interrupt 0 Any time the DSEN bit is set, all bits in the DSWAKE • Deep Sleep Watchdog Timer (DSWDT) time-out register will be automatically cleared. In Deep Sleep mode, it is possible to keep the device Real-Time Clock and Calendar (RTCC) running without the loss of clock cycles. The device has a dedicated Deep Sleep Brown-out Reset (DSBOR) and a Deep Sleep Watchdog Timer Reset (DSWDT) for monitoring voltage and time-out events. The DSBOR and DSWDT are independent of the standard BOR and WDT used with other power-managed modes (Sleep, Idle and Doze). DS39940D-page 118  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 9.2.4.2 Special Cases when Entering Deep Examples for implementing these cases are shown in Sleep Mode Example9-2. It is recommended that an assembler, or in-line C routine, be used in these cases to ensure that When entering Deep Sleep mode, there are certain the code executes in the number of cycles required. circumstances that require a delay between setting the DSEN bit and executing the PWRSAV instruction. These EXAMPLE 9-2: IMPLEMENTING THE can be generally reduced to three scenarios: SPECIAL CASES FOR 1. Scenario (1): use an external wake-up source ENTERING DEEP SLEEP (INT0) or the RTCC // Case 1: simplest delay scenario 2. Scenario (2): with application-level interrupts // that can be temporarily disabled asm("bset DSCON, #15"); 3. Scenario (3): with interrupts that must be asm("nop"); monitored asm("nop"); In the first scenario, the application requires a wake-up asm("nop"); from Deep Sleep on the assertion of the INT0 pin or the asm("pwrsav #0"); RTCC interrupt. In this case, three NOP instructions // must be inserted to properly synchronize the detection // Case 2: interrupts disabled of an asynchronous INT0 interrupt after the device // enters Deep Sleep mode. If the application does not asm("disi #4"); use wake-up on INT0 or RTCC, the NOP instructions asm("bset DSCON, #15"); are optional. asm("nop"); In the second scenario, the application also uses asm("nop"); interrupts which can be briefly ignored. With these asm("nop"); applications, an interrupt event during the execution of asm("pwrsav #0"); the NOP instructions may cause an ISR to be executed. // This means that more than three instruction cycles will // Case 3: interrupts disabled with elapse before returning to the code and that the DSEN // interrupt testing bit will be cleared. To prevent the missed entry into // Deep Sleep, temporarily disable interrupts prior to asm("disi #4"); entering Deep Sleep mode. Invoking the DISI instruc- asm("bset DSCON, #15"); tion for four cycles is sufficient to prevent interrupts asm("nop"); from disrupting Deep Sleep entry. asm("nop"); asm("btss INTTREG, #15"); In the third scenario, interrupts cannot be ignored even asm("pwrsav #0"); briefly; constant interrupt detection is required, even // continue with application code here during the interval between setting DSEN and executing // the PWRSAV instruction. For these cases, it is possible to disable interrupts and test for an interrupt condition, skipping the PWRSAV instruction if necessary. Testing for interrupts can be accomplished by checking the status of the CPUIRQ bit (INTTREG<15>); if an unserviced inter- rupt is pending, this bit will be set. If CPUIRQ is set prior to executing the PWRSAV instruction, the instruction is skipped. At this point, the DISI instruction has expired (being more than 4 instructions from when it was executed) and the application vectors to the appropriate ISR. When the application returns, it can either attempt to re-enter Deep Sleep mode or perform some other system function. In either case, the application must have some functional code located, following the PWRSAV instruction, in the event that the PWRSAV instruction is skipped and the device does not enter Deep Sleep mode.  2010 Microchip Technology Inc. DS39940D-page 119

PIC24FJ64GB004 FAMILY 9.2.4.3 Exiting Deep Sleep Mode 9.2.4.4 Deep Sleep Wake-up Time Deep Sleep mode exits on any one of the following events: Since wake-up from Deep Sleep results in a POR, the wake-up time from Deep Sleep is the same as the • POR event on VDD supply. If there is no DSBOR device POR time. Also, because the internal regulator circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the is turned off, the voltage on VCAP may drop depending natural arming voltage of the POR circuit. on how long the device is asleep. If VCAP has dropped below 2V, then there will be additional wake-up time • DSWDT time-out. When the DSWDT timer times while the regulator charges VCAP. out, the device exits Deep Sleep. Deep Sleep wake-up time is specified in Section29.0 • RTCC alarm (if RTCEN = 1). “Electrical Characteristics” as TDSWU. This specifica- • Assertion (‘0’) of the MCLR pin. tion indicates the worst case wake-up time, including the • Assertion of the INT0 pin (if the interrupt was full POR Reset time (including TPOR and TRST), as well enabled before Deep Sleep mode was entered). as the time to fully charge a 10 F capacitor on VCAP The polarity configuration is used to determine the which has discharged to 0V. Wake-up may be assertion level (‘0’ or ‘1’) of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep significantly faster if VCAP has not discharged. Sleep mode requires a change on the INT0 pin 9.2.4.5 Saving Context Data with the while in Deep Sleep mode. DSGPR0/DSGPR1 Registers Note: Any interrupt pending when entering Deep As exiting Deep Sleep mode causes a POR, most Sleep mode is cleared. Special Function Registers reset to their default POR Exiting Deep Sleep mode generally does not retain the values. In addition, because VDDCORE power is not state of the device and is equivalent to a Power-on supplied in Deep Sleep mode, information in data RAM Reset (POR) of the device. Exceptions to this include may be lost when exiting this mode. the RTCC (if present), which remains operational Applications which require critical data to be saved through the wake-up, the DSGPRx registers and prior to Deep Sleep may use the Deep Sleep General DSWDT. Purpose registers, DSGPR0 and DSGPR1, or data Wake-up events that occur from the time Deep Sleep EEPROM (if available). Unlike other SFRs, the con- exits, until the time that the POR sequence completes, tents of these registers are preserved while the device are ignored and are not captured in the DSWAKE is in Deep Sleep mode. After exiting Deep Sleep, register. software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>). The sequence for exiting Deep Sleep mode is: 1. After a wake-up event, the device exits Deep 9.2.4.6 I/O Pins During Deep Sleep Mode Sleep and performs a POR. The DSEN bit is During Deep Sleep, the general purpose I/O pins retain cleared automatically. Code execution resumes their previous states and the Secondary Oscillator at the Reset vector. (SOSC) will remain running, if enabled. Pins that are 2. To determine if the device exited Deep Sleep, configured as inputs (TRIS bit set) prior to entry into read the Deep Sleep bit, DPSLP (RCON<10>). Deep Sleep remain high-impedance during Deep This bit will be set if there was an exit from Deep Sleep. Pins that are configured as outputs (TRIS bit Sleep mode. If the bit is set, clear it. clear) prior to entry into Deep Sleep remain as output 3. Determine the wake-up source by reading the pins during Deep Sleep. While in this mode, they DSWAKE register. continue to drive the output level determined by their 4. Determine if a DSBOR event occurred during corresponding LAT bit at the time of entry into Deep Deep Sleep mode by reading the DSBOR bit Sleep. (DSCON<1>). 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers. 6. Clear the RELEASE bit (DSCON<0>). DS39940D-page 120  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY Once the device wakes back up, all I/O pins continue to 9.2.4.8 Switching Clocks in Deep Sleep Mode maintain their previous states, even after the device Both the RTCC and the DSWDT may run from either has finished the POR sequence and is executing appli- SOSC or the LPRC clock source. This allows both the cation code again. Pins configured as inputs during RTCC and DSWDT to run without requiring both the Deep Sleep remain high-impedance and pins config- LPRC and SOSC to be enabled together, reducing ured as outputs continue to drive their previous value. power consumption. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware Running the RTCC from LPRC will result in a loss of modifies any of these bits or registers, the I/O will not accuracy in the RTCC of approximately 5 to 10%. If an immediately go to the newly configured states. Once accurate RTCC is required, it must be run from the the firmware clears the RELEASE bit (DSCON<0>) the SOSC clock source. The RTCC clock source is selected I/O pins are “released”. This causes the I/O pins to take with the RTCOSC Configuration bit (CW4<5>). the states configured by their respective TRIS and LAT Under certain circumstances, it is possible for the bit values. DSWDT clock source to be off when entering Deep This means that keeping the SOSC running after Sleep mode. In this case, the clock source is turned on waking up requires the SOSCEN bit to be set before automatically (if DSWDT is enabled), without the need clearing RELEASE. for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to If the Deep Sleep BOR (DSBOR) is enabled, and a avoid this delay when using SOSC as a clock source, DSBOR or a true POR event occurs during Deep the application can activate SOSC prior to entering Sleep, the I/O pins will be immediately released similar Deep Sleep mode. to clearing the RELEASE bit. All previous state infor- mation will be lost, including the general purpose 9.2.4.9 Checking and Clearing the Status of DSGPR0 and DSGPR1 contents. Deep Sleep Mode If a MCLR Reset event occurs during Deep Sleep, the Upon entry into Deep Sleep mode, the status bit, DSGPRx, DSCON and DSWAKE registers will remain DPSLP (RCON<10>), becomes set and must be valid and the RELEASE bit will remain set. The state of cleared by software. the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since On power-up, the software should read this status bit to RELEASE is still set, changes to the SOSCEN bit determine if the Reset was due to an exit from Deep (OSCCON<1>) cannot take effect until the RELEASE Sleep mode and clear the bit if it is set. Of the four bit is cleared. possible combinations of DPSLP and POR bit states, three cases can be considered: In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to • Both the DPSLP and POR bits are cleared. In this reconfigure the I/O pins. case, the Reset was due to some event other than a Deep Sleep mode exit. 9.2.4.7 Deep Sleep WDT • The DPSLP bit is clear, but the POR bit is set. To enable the DSWDT in Deep Sleep mode, program This is a normal Power-on Reset. the Configuration bit, DSWDTEN (CW4<7>). The • Both the DPSLP and POR bits are set. This device Watchdog Timer (WDT) need not be enabled for means that Deep Sleep mode was entered, the the DSWDT to function. Entry into Deep Sleep mode device was powered down and Deep Sleep mode automatically resets the DSWDT. was exited. The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<4>). The postscaler options are programmed by the DSWDTPS<3:0> Configuration bits (CW4<3:0>). The minimum time-out period that can be achieved is 2.1ms and the maximum is 25.7days. For more details on the CW4 Configuration register and DSWDT configuration options, refer to Section26.0 “Special Features”.  2010 Microchip Technology Inc. DS39940D-page 121

PIC24FJ64GB004 FAMILY 9.2.4.10 Power-on Resets (PORs) 9.2.4.11 Summary of Deep Sleep Sequence VDD voltage is monitored to produce PORs. Since exit- To review, these are the necessary steps involved in ing from Deep Sleep functionally looks like a POR, the invoking and exiting Deep Sleep mode: technique described in Section9.2.4.9 “Checking 1. Device exits Reset and begins to execute its and Clearing the Status of Deep Sleep Mode” application code. should be used to distinguish between Deep Sleep and 2. If DSWDT functionality is required, program the a true POR event. appropriate Configuration bit. When a true POR occurs, the entire device, including 3. Select the appropriate clock(s) for the DSWDT all Deep Sleep logic (Deep Sleep registers, RTCC, and RTCC (optional). DSWDT, etc.) is reset. 4. Enable and configure the RTCC (optional). 5. Write context data to the DSGPRx registers (optional). 6. Enable the INT0 interrupt (optional). 7. Set the DSEN bit in the DSCON register. 8. Enter Deep Sleep by issuing a PWRSV #SLEEP_MODE command. 9. Device exits Deep Sleep when a wake-up event occurs. 10. The DSEN bit is automatically cleared. 11. Read and clear the DPSLP status bit in RCON, and the DSWAKE status bits. 12. Read the DSGPRx registers (optional). 13. Once all state related configurations are complete, clear the RELEASE bit. 14. Application resumes normal operation. DS39940D-page 122  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 9-1: DSCON: DEEP SLEEP CONTROL REGISTER R/W-0, HC U-0 U-0 U-0 U-0 U-0 U-0 U-0 DSEN(1) — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0, HCS R/C-0, HS — — — — — — DSBOR(1,2,3) RELEASE(1,2) bit 7 bit 0 Legend: R = Readable bit W = Writable bit C = Clearable bit U = Unimplemented, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown HC = Hardware Clearable bit HS = Hardware Settable bit HCS = Hardware Clearable/Settable bit bit 15 DSEN: Deep Sleep Enable bit(1) 1 = Device entered Deep Sleep when PWRSAV #0 was executed in the next instruction 0 = Device entered normal Sleep when PWRSAV #0 was executed bit 14-2 Unimplemented: Read as ‘0’ bit 1 DSBOR: Deep Sleep BOR Event Status bit(1,2,3) 1 = The DSBOR is active and a BOR event is detected during Deep Sleep 0 = The DSBOR is disabled or is active and does not detect a BOR event during Deep Sleep bit 0 RELEASE: I/O Pin State Deep Sleep Release bit(1,2) 1 = I/O pins and SOSC maintain their states following exit from Deep Sleep, regardless of their LAT and TRIS configuration 0 = I/O pins and SOSC are released from their Deep Sleep states. The pin state is controlled by the LAT and TRIS configurations, and the SOSCEN bit. Note 1: These bits are reset only in the case of a POR event outside of Deep Sleep mode. 2: Reset value is ‘0’ for initial power-on POR only and ‘1’ for Deep Sleep POR. 3: This is a status bit only; a DSBOR event will NOT cause a wake-up from Deep Sleep.  2010 Microchip Technology Inc. DS39940D-page 123

PIC24FJ64GB004 FAMILY REGISTER 9-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0, HS — — — — — — — DSINT0(1) bit 15 bit 8 R/W-0, HS U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0 R/W-0, HS DSFLT(1) — — DSWDT(1) DSRTC(1) DSMCLR(1) — DSPOR(2) bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as ‘0’ bit 8 DSINT0: Interrupt-on-Change bit(1) 1 = External Interrupt 0 was asserted during Deep Sleep 0 = External Interrupt 0 was not asserted during Deep Sleep bit 7 DSFLT: Deep Sleep Fault Detected bit(1) 1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted 0 = No Fault was detected during Deep Sleep bit 6-5 Unimplemented: Read as ‘0’ bit 4 DSWDT: Deep Sleep Watchdog Timer Time-out bit(1) 1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep 0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep bit 3 DSRTC: Real-Time Clock and Calendar Alarm bit(1) 1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep 0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep bit 2 DSMCLR: Deep Sleep MCLR Event bit(1) 1 = The MCLR pin was asserted during Deep Sleep 0 = The MCLR pin was not asserted during Deep Sleep bit 1 Unimplemented: Read as ‘0’ bit 0 DSPOR: Power-on Reset Event bit(2) 1 = The VDD supply POR circuit was active and a POR event was detected 0 = The VDD supply POR circuit was not active, or was active, but did not detect a POR event Note 1: This bit can only be set while the device is in Deep Sleep mode. 2: This bit can be set outside of Deep Sleep. DS39940D-page 124  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 9.3 Doze Mode 9.4 Selective Peripheral Module Control Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies Idle and Doze modes allow users to substantially for reducing power consumption. There may be reduce power consumption by slowing or stopping the circumstances, however, where this is not practical. For CPU clock. Even so, peripheral modules still remain example, it may be necessary for an application to clocked, and thus, consume power. There may be maintain uninterrupted synchronous communication, cases where the application needs what these modes even while it is doing nothing else. Reducing system do not provide: the allocation of power resources to clock speed may introduce communication errors, CPU processing with minimal power consumption from while using a power-saving mode may stop the peripherals. communications completely. PIC24F devices address this requirement by allowing Doze mode is a simple and effective alternative method peripheral modules to be selectively disabled, reducing to reduce power consumption while the device is still or eliminating their power consumption. This can be executing code. In this mode, the system clock done with two control bits: continues to operate from the same source and at the • The Peripheral Enable bit, generically named same speed. Peripheral modules continue to be “XXXEN”, located in the module’s main control clocked at the same speed while the CPU clock speed SFR. is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to • The Peripheral Module Disable (PMD) bit, access the SFRs while the CPU executes code at a generically named “XXXMD”, located in one of the slower rate. PMD Control registers. Doze mode is enabled by setting the DOZEN bit Both bits have similar functions in enabling or disabling (CLKDIV<11>). The ratio between peripheral and core its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible power consumption to an absolute minimum. In this state, the control and status registers associated with configurations, from 1:1 to 1:128, with 1:1 being the default. the peripheral will also be disabled, so writes to those registers will have no effect and read values will be It is also possible to use Doze mode to selectively invalid. Many peripheral modules have a corresponding reduce power consumption in event-driven applica- PMD bit. tions. This allows clock-sensitive functions, such as In contrast, disabling a module by clearing its XXXEN bit synchronous communications, to continue without interruption while the CPU Idles, waiting for something disables its functionality, but leaves its registers available to be read and written to. This reduces power consump- to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is tion, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode include input capture, output compare and RTCC. operation. To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, “XXXIDL”. By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.  2010 Microchip Technology Inc. DS39940D-page 125

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 126  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 10.0 I/O PORTS When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as Note: This data sheet summarizes the features a general purpose output pin is disabled. The I/O pin of this group of PIC24F devices. It is not may be read, but the output driver for the parallel port intended to be a comprehensive reference bit will be disabled. If a peripheral is enabled, but the source. For more information, refer to the peripheral is not actively driving a pin, that pin may be “PIC24F Family Reference Manual”, driven by a port. Section 12. “I/O Ports with Peripheral All port pins have three registers directly associated Pin Select (PPS)” (DS39711). with their operation as digital I/Os. The Data Direction All of the device pins (except VDD, VSS, MCLR and register (TRIS) determines whether the pin is an input OSCI/CLKI) are shared between the peripherals and or an output. If the data direction bit is a ‘1’, then the pin the parallel I/O ports. All I/O input ports feature Schmitt is an input. All port pins are defined as inputs after a Trigger inputs for improved noise immunity. Reset. Reads from the Output Latch register (LAT), read the latch. Writes to the Output Latch register, write the latch. Reads from the port (PORT), read the port 10.1 Parallel I/O (PIO) Ports pins, while writes to the port pins, write the latch. A parallel I/O port that shares a pin with a peripheral is, in Any bit and its associated data and control registers general, subservient to the peripheral. The peripheral’s that are not valid for a particular device will be output buffer data and control signals are provided to a disabled. That means the corresponding LAT and pair of multiplexers. The multiplexers select whether the TRIS registers, and the port pin will read as zeros. peripheral or the associated port has ownership of the When a pin is shared with another peripheral or func- output data and control signals of the I/O pin. The logic tion that is defined as an input only, it is regarded as a also prevents “loop through”, in which a port’s digital out- dedicated port because there is no other competing put can drive the input of a peripheral that shares the source of outputs. same pin. Figure10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE Peripheral Module Output Multiplexers Peripheral Input Data Peripheral Module Enable I/O Peripheral Output Enable 1 Output Enable Peripheral Output Data 0 PIO Module 1 Output Data Read TRIS 0 Data Bus D Q I/O Pin WR TRIS CK TRIS Latch D Q WR LAT + CK WR PORT Data Latch Read LAT Input Data Read PORT  2010 Microchip Technology Inc. DS39940D-page 127

PIC24FJ64GB004 FAMILY 10.1.1 OPEN-DRAIN CONFIGURATION 10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually The voltage tolerance of pins used as device inputs is configured for either digital or open-drain output. This is dependent on the pin’s input function. Pins that are controlled by the Open-Drain Control register, ODCx, used as digital only inputs are able to handle DC associated with each port. Setting any of the bits con- voltages up to 5.5V, a level typical for digital logic figures the corresponding pin to act as an open-drain circuits. In contrast, pins that also have analog input output. functions of any kind can only tolerate voltages up to The open-drain feature allows the generation of VDD. Voltage excursions beyond VDD on these pins outputs higher than VDD (e.g., 5V) on any desired should be avoided. digital only pins by using external pull-up resistors. The Table10-1 summarizes the input voltage capabilities. maximum open-drain voltage allowed is the same as Refer to Section29.0 “Electrical Characteristics” for the maximum VIH specification. more details. 10.2 Configuring Analog Port Pins TABLE 10-1: INPUT VOLTAGE TOLERANCE The AD1PCFGL and TRIS registers control the opera- Tolerate Port or Pin Description tion of the A/D port pins. Setting a port pin as an analog d Input input also requires that the corresponding TRIS bit be PORTA<4:0> VDD Only VDD input set. If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted. PORTB<15:13> levels are tolerated. PORTB<4:0> When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). PORTC<3:0>(1) Pins configured as digital inputs will not convert an PORTA<10:7>(1) 5.5V Tolerates input levels analog input. Analog levels on any pin that is defined as PORTB<11:7> above VDD, useful for a digital input (including the ANx pins) may cause the most standard logic. PORTB<5> input buffer to consume current that exceeds the PORTC<9:4>(1) device specifications. Note 1: Not available on 28-pin devices. 10.2.1 I/O PORT WRITE/READ TIMING One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP (Example10-1). EXAMPLE 10-1: PORT WRITE/READ EXAMPLE MOV 0xFF00, W0 ; Configure PORTB<15:8> as inputs MOV W0, TRISB ; and PORTB<7:0> as outputs NOP ; Delay 1 cycle BTSS PORTB, #13 ; Next Instruction DS39940D-page 128  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 10.3 Input Change Notification safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has The input change notification function of the I/O ports been established. allows the PIC24FJ64GB004 family of devices to generate interrupt requests to the processor in 10.4.1 AVAILABLE PINS response to a change of state on selected input pins. The Peripheral Pin Select feature is used with a range This feature is capable of detecting input of up to 25 pins, depending on the particular device and Change-of-States (COS) even in Sleep mode, when its pin count. Pins that support the Peripheral Pin the clocks are disabled. Depending on the device pin Select feature include the designation “RPn” in their full count, there are up to 29 external inputs that may be pin designation, where “n” is the remappable pin selected (enabled) for generating an interrupt request number. on a Change-of-State. See Table1-2 for a summary of pinout options in each Registers, CNEN1 and CNEN2, contain the interrupt package offering. enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the 10.4.2 AVAILABLE PERIPHERALS corresponding pins. The peripherals managed by the Peripheral Pin Select Each CN pin has a weak pull-up connected to it. The are all digital only peripherals. These include general pull-up acts as a current source that is connected to the serial communications (UART and SPI), general pin. This eliminates the need for external resistors purpose timer clock inputs, timer related peripherals when push button or keypad devices are connected. (input capture and output compare) and external The pull-ups are separately enabled using the CNPU1 interrupt inputs. Also included are the outputs of the and CNPU2 registers (for pull-ups). Each CN pin has comparator module, since these are discrete digital individual control bits for its pull-up. Setting a control bit signals. enables the weak pull-up for the corresponding pin. Peripheral Pin Select is not available for I2C™ change When the internal pull-up is selected, the pin pulls up to notification inputs, RTCC alarm outputs or peripherals VDD-0.7V (typical). Make sure that there is no external with analog inputs. pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path. A key difference between pin select and non pin select peripherals is that pin select peripherals are not asso- Note: Pull-ups on change notification pins ciated with a default I/O pin. The peripheral must should always be disabled whenever the always be assigned to a specific I/O pin before it can be port pin is configured as a digital output. used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral 10.4 Peripheral Pin Select (PPS) is active and not conflicting with another peripheral. A major challenge in general purpose devices is provid- 10.4.2.1 Peripheral Pin Select Function ing the largest possible set of peripheral features while Priority minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral Pin-selectable peripheral outputs (for example, OC and multiplexed on a single pin, inconvenient work arounds UART transmit) take priority over any general purpose digital functions permanently tied to that pin, such as in application code or a complete redesign may be the only option. PMP and port I/O. Specialized digital outputs, such as USB functionality, take priority over PPS outputs on the The Peripheral Pin Select feature provides an alternative same pin. The pin diagrams at the beginning of this to these choices by enabling the user’s peripheral set data sheet list peripheral outputs in order of priority. selection and their placement on a wide range of I/O Refer to them for priority concerns on a particular pin. pins. By increasing the pinout options available on a par- ticular device, users can better tailor the microcontroller Unlike devices with fixed peripherals, pin-selectable to their entire application, rather than trimming the peripheral inputs never take ownership of a pin. The application to fit the device. pin’s output buffer is controlled by the pin’s TRIS bit setting, or by a fixed peripheral on the pin. If the pin is The Peripheral Pin Select feature operates over a fixed configured in Digital mode, then the PPS input will subset of digital I/O pins. Users may independently operate correctly, reading the input. If an analog func- map the input and/or output of any one of many digital tion is enabled on the same pin, the pin-selectable peripherals to any one of these I/O pins. Peripheral Pin input will be disabled. Select is performed in software and generally does not require the device to be reprogrammed. Hardware  2010 Microchip Technology Inc. DS39940D-page 129

PIC24FJ64GB004 FAMILY 10.4.3 CONTROLLING PERIPHERAL PIN 10.4.3.1 Input Mapping SELECT The inputs of the Peripheral Pin Select options are Peripheral Pin Select features are controlled through mapped on the basis of the peripheral; that is, a control two sets of Special Function Registers: one to map register associated with a peripheral dictates the pin it peripheral inputs and one to map outputs. Because will be mapped to. The RPINRx registers are used to they are separately controlled, a particular peripheral’s configure peripheral input mapping (see Register10-1 input and output (if the peripheral has both) can be through Register10-14). Each register contains up to placed on any selectable function pin without two sets of 5-bit fields, with each set associated with constraint. one of the pin-selectable peripherals. Programming a given peripheral’s bit field with an appropriate 6-bit The association of a peripheral to a value maps the RPn pin with that value to that peripheral-selectable pin is handled in two different peripheral. For any given device, the valid range of ways, depending on if an input or an output is being values for any of the bit fields corresponds to the mapped. maximum number of Peripheral Pin Select options supported by the device. TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)(1) Function Mapping Input Name Function Name Register Bits External Interrupt 1 INT1 RPINR0 INT1R<5:0> External Interrupt 2 INT2 RPINR1 INT2R<5:0> Input Capture 1 IC1 RPINR7 IC1R<5:0> Input Capture 2 IC2 RPINR7 IC2R<5:0> Input Capture 3 IC3 RPINR8 IC3R<5:0> Input Capture 4 IC4 RPINR8 IC4R<5:0> Input Capture 5 IC5 RPINR9 IC5R<5:0> Output Compare Fault A OCFA RPINR11 OCFAR<5:0> Output Compare Fault B OCFB RPINR11 OCFBR<5:0> SPI1 Clock Input SCK1IN RPINR20 SCK1R<5:0> SPI1 Data Input SDI1 RPINR20 SDI1R<5:0> SPI1 Slave Select Input SS1IN RPINR21 SS1R<5:0> SPI2 Clock Input SCK2IN RPINR22 SCK2R<5:0> SPI2 Data Input SDI2 RPINR22 SDI2R<5:0> SPI2 Slave Select Input SS2IN RPINR23 SS2R<5:0> Timer2 External Clock T2CK RPINR3 T2CKR<5:0> Timer3 External Clock T3CK RPINR3 T3CKR<5:0> Timer4 External Clock T4CK RPINR4 T4CKR<5:0> Timer5 External Clock T5CK RPINR4 T5CKR<5:0> UART1 Clear To Send U1CTS RPINR18 U1CTSR<5:0> UART1 Receive U1RX RPINR18 U1RXR<5:0> UART2 Clear To Send U2CTS RPINR19 U2CTSR<5:0> UART2 Receive U2RX RPINR19 U2RXR<5:0> Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers. DS39940D-page 130  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 10.4.3.2 Output Mapping the bit field corresponds to one of the peripherals and that peripheral’s output is mapped to the pin (see In contrast to inputs, the outputs of the Peripheral Pin Table10-3). Select options are mapped on the basis of the pin. In this case, a control register associated with a particular Because of the mapping technique, the list of pin dictates the peripheral output to be mapped. The peripherals for output mapping also includes a null value RPORx registers are used to control output mapping. of ‘000000’. This permits any given pin to remain dis- Each register contains up to two 5-bit fields, with each connected from the output of any of the pin-selectable field being associated with one RPn pin (see peripherals. Register10-15 through Register10-27). The value of TABLE 10-3: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT) Output Function Number(1) Function Output Name 0 NULL(2) Null 1 C1OUT Comparator 1 Output 2 C2OUT Comparator 2 Output 3 U1TX UART1 Transmit 4 U1RTS(3) UART1 Request To Send 5 U2TX UART2 Transmit 6 U2RTS(3) UART2 Request To Send 7 SDO1 SPI1 Data Output 8 SCK1OUT SPI1 Clock Output 9 SS1OUT SPI1 Slave Select Output 10 SDO2 SPI2 Data Output 11 SCK2OUT SPI2 Clock Output 12 SS2OUT SPI2 Slave Select Output 18 OC1 Output Compare 1 19 OC2 Output Compare 2 20 OC3 Output Compare 3 21 OC4 Output Compare 4 22 OC5 Output Compare 5 23-28 (unused) NC 29 CTPLS CTMU Output Pulse 30 C3OUT Comparator 3 Output 31 (unused) NC Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin. 2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function. 3: IrDA® BCLK functionality uses this output.  2010 Microchip Technology Inc. DS39940D-page 131

PIC24FJ64GB004 FAMILY 10.4.3.3 Mapping Limitations 10.4.4.1 Control Register Lock The control schema of the Peripheral Pin Select is Under normal operation, writes to the RPINRx and extremely flexible. Other than systematic blocks that RPORx registers are not allowed. Attempted writes will prevent signal contention caused by two physical pins appear to execute normally, but the contents of the being configured as the same functional input, or two registers will remain unchanged. To change these reg- functional outputs configured as the same pin, there isters, they must be unlocked in hardware. The register are no hardware enforced lock outs. The flexibility lock is controlled by the IOLOCK bit (OSCCON<6>). extends to the point of allowing a single input to drive Setting IOLOCK prevents writes to the control multiple peripherals or a single functional output to registers; clearing IOLOCK allows writes. drive multiple output pins. To set or clear IOLOCK, a specific command sequence must be executed: 10.4.3.4 PPS Mapping Exceptions for PIC24FJ64GB0 Family Devices 1. Write 46h to OSCCON<7:0>. 2. Write 57h to OSCCON<7:0>. Although the PPS registers allow for up to 32 remappable pins, not all of these are implemented in all devices. 3. Clear (or set) IOLOCK as a single operation. Exceptions and unimplemented RPn pins are listed in Unlike the similar sequence with the oscillator’s LOCK Table10-4. bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured TABLE 10-4: REMAPPABLE PIN with a single unlock sequence, followed by an update EXCEPTIONS FOR to all control registers, then locked with a second lock PIC24FJ64GB004 FAMILY sequence. DEVICES 10.4.4.2 Continuous State Monitoring RP Pins (I/O) Device Pin In addition to being protected from direct writes, the Count Total Unimplemented contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. 28 Pins 15 RP12, RP16-RP25 If an unexpected change in any of the registers occurs 44 Pins 25 RP12 (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered. 10.4.4 CONTROLLING CONFIGURATION CHANGES 10.4.4.3 Configuration Bit Pin Select Lock Because peripheral remapping can be changed during As an additional level of safety, the device can be run time, some restrictions on peripheral remapping configured to prevent more than one write session to are needed to prevent accidental configuration the RPINRx and RPORx registers. The IOL1WAY changes. PIC24F devices include three features to (CW2<4>) Configuration bit blocks the IOLOCK bit prevent alterations to the peripheral map: from being cleared after it has been set once. If • Control register lock sequence IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control • Continuous state monitoring registers cannot be written to. The only way to clear the • Configuration bit remapping lock bit and re-enable peripheral remapping is to perform a device Reset. In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers. DS39940D-page 132  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 10.4.5 CONSIDERATIONS FOR The assignment of a peripheral to a particular pin does PERIPHERAL PIN SELECTION not automatically perform any other configuration of the pin’s I/O circuitry. In theory, this means adding a The ability to control Peripheral Pin Selection intro- pin-selectable output to a pin may mean inadvertently duces several considerations into application design driving an existing peripheral input when the output is that could be overlooked. This is particularly true for driven. Users must be familiar with the behavior of several common peripherals that are available only as other fixed peripherals that share a remappable pin and remappable peripherals. know when to enable or disable them. To be safe, fixed The main consideration is that the Peripheral Pin digital peripherals that share the same pin should be Selects are not available on default pins in the device’s disabled when not in use. default (Reset) state. Since all RPINRx registers reset Along these lines, configuring a remappable pin for a to ‘11111’ and all RPORx registers reset to ‘00000’, all specific peripheral does not automatically turn that Peripheral Pin Select inputs are tied to VSS and all feature on. The peripheral must be specifically Peripheral Pin Select outputs are disconnected. configured for operation and enabled, as if it were tied to Note: RP31 does not have to exist on a device a fixed pin. Where this happens in the application code for the registers to be reset to it, or for (immediately following device Reset and peripheral peripheral pin outputs to be tied to it. configuration or inside the main application routine) depends on the peripheral and its use in the application. This situation requires the user to initialize the device with the proper peripheral configuration before any A final consideration is that Peripheral Pin Select func- other application code is executed. Since the IOLOCK tions neither override analog inputs, nor reconfigure bit resets in the unlocked state, it is not necessary to pins with analog functions for digital I/O. If a pin is execute the unlock sequence after the device has configured as an analog input on device Reset, it must come out of Reset. For application safety, however, it is be explicitly reconfigured as digital I/O when used with best to set IOLOCK and lock the configuration after a Peripheral Pin Select. writing to the control registers. Example10-2 shows a configuration for bidirectional Because the unlock sequence is timing-critical, it must communication with flow control using UART1. The be executed as an assembly language routine in the following input and output functions are used: same manner as changes to the oscillator configura- • Input Functions: U1RX, U1CTS tion. If the bulk of the application is written in C or • Output Functions: U1TX, U1RTS another high-level language, the unlock sequence should be performed by writing in-line assembly. Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.  2010 Microchip Technology Inc. DS39940D-page 133

PIC24FJ64GB004 FAMILY EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS IN ASSEMBLY CODE ;unlock registers push w1; push w2; push w3; mov #OSCCON, w1; mov #0x46, w2; mov #0x57, w3; mov.b w2, [w1]; mov.b w3, [w1]; bclr OSCCON, #6; ; Configure Input Functions (Table10-2) ; Assign U1CTS To Pin RP1, U1RX To Pin RP0 mov #0x0100, w1; mov w1,RPINR18; ; Configure Output Functions (Table 10-3) ; Assign U1RTS To Pin RP3, U1TX To Pin RP2 mov #0x0403, w1; mov w1, RPOR1; ;lock registers mov #OSCCON, w1; mov #0x46, w2; mov #0x57, w3; mov.b w2, [w1]; mov.b w3, [w1]; bset OSCCON, #6; pop w3; pop w2; pop w1; EXAMPLE 10-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS IN ‘C’ //unlock registers __builtin_write_OSCCONL(OSCCON & 0xBF); // Configure Input Functions (Table 9-1) // Assign U1RX To Pin RP0 RPINR18bits.U1RXR = 0; // Assign U1CTS To Pin RP1 RPINR18bits.U1CTSR = 1; // Configure Output Functions (Table 9-2) // Assign U1TX To Pin RP2 RPOR1bits.RP2R = 3; // Assign U1RTS To Pin RP3 RPOR1bits.RP3R = 4; //lock registers __builtin_write_OSCCONL(OSCCON | 0x40); DS39940D-page 134  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 10.4.6 PERIPHERAL PIN SELECT Note: Input and output register values can only be REGISTERS changed if IOLOCK (OSCCON<6>) = 0. The PIC24FJ64GB004 family of devices implements a See Section10.4.4.1 “Control Register total of 27 registers for remappable peripheral Lock” for a specific command sequence. configuration: • Input Remappable Peripheral Registers (14) • Output Remappable Peripheral Registers (13) REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — INT1R4 INT1R3 INT1R2 INT1R1 INT1R0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 INT1R<4:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits bit 7-0 Unimplemented: Read as ‘0’ REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — INT2R4 INT2R3 INT2R2 INT2R1 INT2R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as ‘0’ bit 4-0 INT1R<4:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits  2010 Microchip Technology Inc. DS39940D-page 135

PIC24FJ64GB004 FAMILY REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — T3CKR4 T3CKR3 T3CKR2 T3CKR1 T3CKR0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — T2CKR4 T2CKR3 T2CKR2 T2CKR1 T2CKR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 T3CKR<4:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — T5CKR4 T5CKR3 T5CKR2 T5CKR1 T5CKR0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — T4CKR4 T4CKR3 T4CKR2 T4CKR1 T4CKR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 T5CKR<4:0>: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 T4CKR<4:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits DS39940D-page 136  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — IC2R4 IC2R3 IC2R2 IC2R1 IC2R0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — IC1R4 IC1R3 IC1R2 IC1R1 IC1R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 IC2R<4:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 IC1R<4:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — IC4R4 IC4R3 IC4R2 IC4R1 IC4R0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — IC3R4 IC3R3 IC3R2 IC3R1 IC3R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 IC4R<4:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 IC3R<4:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits  2010 Microchip Technology Inc. DS39940D-page 137

PIC24FJ64GB004 FAMILY REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — IC5R4 IC5R3 IC5R2 IC5R1 IC5R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as ‘0’ bit 4-0 IC5R<4:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — OCFBR4 OCFBR3 OCFBR2 OCFBR1 OCFBR0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — OCFAR4 OCFAR3 OCFAR2 OCFAR1 OCFAR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 OCFBR<4:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 OCFAR<4:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits DS39940D-page 138  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — U1CTSR4 U1CTSR3 U1CTSR2 U1CTSR1 U1CTSR0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — U1RXR4 U1RXR3 U1RXR2 U1RXR1 U1RXR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 U1CTSR<4:0>: Assign UART1 Clear to Send (U1CTS) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 U1RXR<4:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — U2CTSR4 U2CTSR3 U2CTSR2 U2CTSR1 U2CTSR0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — U2RXR4 U2RXR3 U2RXR2 U2RXR1 U2RXR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 U2CTSR<4:0>: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 U2RXR<4:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits  2010 Microchip Technology Inc. DS39940D-page 139

PIC24FJ64GB004 FAMILY REGISTER 10-11: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SCK1R4 SCK1R3 SCK1R2 SCK1R1 SCK1R0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SDI1R4 SDI1R3 SDI1R2 SDI1R1 SDI1R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 SCK1R<4:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits REGISTER 10-12: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SS1R4 SS1R3 SS1R2 SS1R1 SS1R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as ‘0’ bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits DS39940D-page 140  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SCK2R4 SCK2R3 SCK2R2 SCK2R1 SCK2R0 bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SDI2R4 SDI2R3 SDI2R2 SDI2R1 SDI2R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 SCK2R<4:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — — SS2R4 SS2R3 SS2R2 SS2R1 SS2R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as ‘0’ bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits  2010 Microchip Technology Inc. DS39940D-page 141

PIC24FJ64GB004 FAMILY REGISTER 10-15: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP3R4 RP3R3 RP3R2 RP3R1 RP3R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP2R4 RP2R3 RP2R2 RP2R1 RP2R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP3R<4:0>: RP3 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP3 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP2R<4:0>: RP2 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP2 (see Table10-3 for peripheral function numbers). REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP1R4 RP1R3 RP1R2 RP1R1 RP1R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP0R4 RP0R3 RP0R2 RP0R1 RP0R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP1R<4:0<: RP1 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP1 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP0R<4:0>: RP0 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table10-3 for peripheral function numbers). DS39940D-page 142  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP5R4 RP5R3 RP5R2 RP5R1 RP5R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP4R4 RP4R3 RP4R2 RP4R1 RP4R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP5R<4:0>: RP5 Output Pin Mapping bits(1) Peripheral output number n is assigned to pin, RP5 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP4R<4:0>: RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table10-3 for peripheral function numbers). REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP7R4 RP7R3 RP7R2 RP7R1 RP7R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP6R4 RP6R3 RP6R2 RP6R1 RP6R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP7R<4:0>: RP7 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP7 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP6R<4:0>: RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table10-3 for peripheral function numbers).  2010 Microchip Technology Inc. DS39940D-page 143

PIC24FJ64GB004 FAMILY REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP9R4 RP9R3 RP9R2 RP9R1 RP9R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP8R4 RP8R3 RP8R2 RP8R1 RP8R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP9R<4:0>: RP9 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP9 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP8R<4:0>: RP8 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP8 (see Table10-3 for peripheral function numbers). REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP11R4 RP11R3 RP11R2 RP11R1 RP11R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP10R4 RP10R3 RP10R2 RP10R1 RP10R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP11R<4:0>: RP11 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP11 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP10R<4:0>: RP10 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP10 (see Table10-3 for peripheral function numbers). DS39940D-page 144  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP13R4 RP13R3 RP13R2 RP13R1 RP13R0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP13R<4:0>: RP13 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP13 (see Table10-3 for peripheral function numbers). bit 7-0 Unimplemented: Read as ‘0’ REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP15R4 RP15R3 RP15R2 RP15R1 RP15R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP14R4 RP14R3 RP14R2 RP14R1 RP14R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP15R<4:0>: RP15 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP14R<4:0>: RP14 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP14 (see Table10-3 for peripheral function numbers).  2010 Microchip Technology Inc. DS39940D-page 145

PIC24FJ64GB004 FAMILY REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8(1) U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP17R4 RP17R3 RP17R2 RP17R1 RP17R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP16R4 RP16R3 RP16R2 RP16R1 RP16R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP17R<4:0>: RP17 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP17 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP16R<4:0>: RP16 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP16 (see Table10-3 for peripheral function numbers). Note 1: This register is unimplemented in 28-pin devices; all bits read as ‘0’. REGISTER 10-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9(1) U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP19R4 RP19R3 RP19R2 RP19R1 RP19R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP18R4 RP18R3 RP18R2 RP18R1 RP18R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP19R<4:0>: RP19 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP19 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP18R<4:0>: RP18 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP18 (see Table10-3 for peripheral function numbers). Note 1: This register is unimplemented in 28-pin devices; all bits read as ‘0’. DS39940D-page 146  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10(1) U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP21R4 RP21R3 RP21R2 RP21R1 RP21R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP20R4 RP20R3 RP20R2 RP20R1 RP20R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP21R<4:0>: RP21 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP21 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP20R<4:0>: RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table10-3 for peripheral function numbers). Note 1: This register is unimplemented in 28-pin devices; all bits read as ‘0’. REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11(1) U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP23R4 RP23R3 RP23R2 RP23R1 RP23R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP22R4 RP22R3 RP22R2 RP22R1 RP22R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP23R<4:0>: RP23 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP23 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP22R<4:0>: RP22 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP22 (see Table10-3 for peripheral function numbers). Note 1: This register is unimplemented in 28-pin devices; all bits read as ‘0’.  2010 Microchip Technology Inc. DS39940D-page 147

PIC24FJ64GB004 FAMILY REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12(1) U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP25R4 RP25R3 RP25R2 RP25R1 RP25R0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — RP24R4 RP24R3 RP24R2 RP24R1 RP24R0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 RP25R<5:0>: RP25 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP25 (see Table10-3 for peripheral function numbers). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 RP24R<5:0>: RP24 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP24 (see Table10-3 for peripheral function numbers). Note 1: This register is unimplemented in 28-pin devices; all bits read as ‘0’. DS39940D-page 148  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 11.0 TIMER1 Figure11-1 presents a block diagram of the 16-bit timer module. Note: This data sheet summarizes the features To configure Timer1 for operation: of this group of PIC24F devices. It is not intended to be a comprehensive reference 1. Set the TON bit (= 1). source. For more information, refer to the 2. Select the timer prescaler ratio using the “PIC24F Family Reference Manual”, TCKPS<1:0> bits. Section 14. “Timers” (DS39704). 3. Set the Clock and Gating modes using the TCS and TGATE bits. The Timer1 module is a 16-bit timer which can serve as 4. Set or clear the TSYNC bit to configure the time counter for the Real-Time Clock (RTC) or synchronous or asynchronous operation. operate as a free-running, interval timer/counter. Timer1 can operate in three modes: 5. Load the timer period value into the PR1 register. • 16-Bit Timer 6. If interrupts are required, set the interrupt enable • 16-Bit Synchronous Counter bit, T1IE. Use the priority bits, T1IP<2:0>, to set • 16-Bit Asynchronous Counter the interrupt priority. Timer1 also supports these features: • Timer Gate Operation • Selectable Prescaler Settings • Timer Operation during CPU Idle and Sleep modes • Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM TCKPS<1:0> TON 2 SOSCO/ 1x T1CK Gate Prescaler SOSCEN Sync 01 1, 8, 64, 256 SOSCI TCY 00 TGATE TGATE TCS 1 Q D Set T1IF 0 Q CK 0 Reset TMR1 1 Sync Comparator TSYNC Equal PR1  2010 Microchip Technology Inc. DS39940D-page 149

PIC24FJ64GB004 FAMILY REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER(1) R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON — TSIDL — — — — — bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0 — TGATE TCKPS1 TCKPS0 — TSYNC TCS — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 bit 14 Unimplemented: Read as ‘0’ bit 13 TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as ‘0’ bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as ‘0’ bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: 1 = Synchronize external clock input 0 = Do not synchronize external clock input When TCS = 0: This bit is ignored. bit 1 TCS: Timer1 Clock Source Select bit 1 = External clock from T1CK pin (on the rising edge) 0 = Internal clock (FOSC/2) bit 0 Unimplemented: Read as ‘0’ Note 1: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended. DS39940D-page 150  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 12.0 TIMER2/3 AND TIMER4/5 To configure Timer2/3 or Timer4/5 for 32-bit operation: 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1). Note: This data sheet summarizes the features 2. Select the prescaler ratio for Timer2 or Timer4 of this group of PIC24F devices. It is not using the TCKPS<1:0> bits. intended to be a comprehensive reference source. For more information, refer to the 3. Set the Clock and Gating modes using the TCS “PIC24F Family Reference Manual”, and TGATE bits. If TCS is set to an external clock, Section 14. “Timers” (DS39704). RPINRx (TxCK) must be configured to an avail- able RPn pin. See Section 10.4“Peripheral Pin The Timer2/3 and Timer4/5 modules are 32-bit timers, Select (PPS)” for more information. which can also be configured as four independent 16-bit 4. Load the timer period value. PR3 (or PR5) will timers with selectable operating modes. contain the most significant word of the value As 32-bit timers, Timer2/3 and Timer4/5 can each while PR2 (or PR4) contains the least significant operate in three modes: word. • Two Independent 16-Bit Timers with all 16-Bit 5. If interrupts are required, set the interrupt enable Operating modes (except Asynchronous Counter bit, T3IE or T5IE. Use the priority bits, mode) T3IP<2:0> or T5IP<2:0>, to set the interrupt pri- ority. Note that while Timer2 or Timer4 controls • Single 32-Bit Timer the timer, the interrupt appears as a Timer3 or • Single 32-Bit Synchronous Counter Timer5 interrupt. They also support these features: 6. Set the TON bit (= 1). • Timer Gate Operation The timer value, at any point, is stored in the register • Selectable Prescaler Settings pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) • Timer Operation during Idle and Sleep modes always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word. • Interrupt on a 32-Bit Period Register Match • ADC Event Trigger (Timer4/5 only) To configure any of the timers for individual 16-bit operation: Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the 1. Clear the T32 bit corresponding to that timer features listed above, except for the ADC event trigger; (T2CON<3> for Timer2 and Timer3 or this is implemented only with Timer5. The operating T4CON<3> for Timer4 and Timer5). modes and enabled features are determined by setting 2. Select the timer prescaler ratio using the the appropriate bit(s) in the T2CON, T3CON, T4CON TCKPS<1:0> bits. and T5CON registers. T2CON and T4CON are shown 3. Set the Clock and Gating modes using the TCS in generic form in Register12-1; T3CON and T5CON and TGATE bits. See Section 10.4“Peripheral are shown in Register12-2. Pin Select (PPS)” for more information. For 32-bit timer/counter operation, Timer2 and Timer4 4. Load the timer period value into the PRx register. are the least significant word; Timer3 and Timer4 are 5. If interrupts are required, set the interrupt enable the most significant word of the 32-bit timers. bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority. Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and 6. Set the TON bit (TxCON<15> = 1). T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags.  2010 Microchip Technology Inc. DS39940D-page 151

PIC24FJ64GB004 FAMILY FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM TCKPS<1:0> TON 2 T2CK 1x (T4CK) Gate Prescaler Sync 01 1, 8, 64, 256 TCY 00 TGATE TGATE(2) TCS(2) 1 Q D Set T3IF (T5IF) Q CK 0 PR3 PR2 (PR5) (PR4) ADC Event Trigger(3) Equal Comparator MSB LSB TMR3 TMR2 Sync Reset (TMR5) (TMR4) 16 Read TMR2 (TMR4)(1) Write TMR2 (TMR4)(1) 16 TMR3HLD 16 (TMR5HLD) Data Bus<15:0> Note 1: The 32-Bit Timer Configuration bit, T32, must be set for 32-bit timer/counter operation. All control bits are respective to the T2CON and T4CON registers. 2: The timer clock input must be assigned to an available RPn pin before use. Please see Section 10.4“Peripheral Pin Select (PPS)” for more information. 3: The ADC event trigger is available only on Timer 2/3 in 32-bit mode and Timer 3 in 16-bit mode. DS39940D-page 152  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY FIGURE 12-2: TIMER2 AND TIMER4 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM TCKPS<1:0> TON 2 T2CK 1x (T4CK) Gate Prescaler Sync 01 1, 8, 64, 256 TGATE 00 TCY TCS(1) 1 Q D TGATE(1) Set T2IF (T4IF) Q CK 0 Reset TMR2 (TMR4) Sync Comparator Equal PR2 (PR4) Note 1: The timer clock input must be assigned to an available RPn pin before use. Please see Section 10.4“Peripheral Pin Select (PPS)” for more information. FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM TCKPS<1:0> T3CK TON 2 Sync 1x (T5CK) Prescaler 01 1, 8, 64, 256 TGATE 00 TCY TCS(1) 1 Q D TGATE(1) Set T3IF (T5IF) Q CK 0 Reset TMR3 (TMR5) ADC Event Trigger(2) Comparator Equal PR3 (PR5) Note 1: The timer clock input must be assigned to an available RPn pin before use. Please see Section 10.4“Peripheral Pin Select (PPS)” for more information. 2: The ADC event trigger is available only on Timer3.  2010 Microchip Technology Inc. DS39940D-page 153

PIC24FJ64GB004 FAMILY REGISTER 12-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER(3) R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON — TSIDL — — — — — bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0 — TGATE TCKPS1 TCKPS0 T32(1) — TCS(2) — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 TON: Timerx On bit When TxCON<3> = 1: 1 = Starts 32-bit Timerx/y 0 = Stops 32-bit Timerx/y When TxCON<3> = 0: 1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx bit 14 Unimplemented: Read as ‘0’ bit 13 TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as ‘0’ bit 6 TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 T32: 32-Bit Timer Mode Select bit(1) 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers In 32-bit mode, T3CON control bits do not affect 32-bit timer operation. bit 2 Unimplemented: Read as ‘0’ bit 1 TCS: Timerx Clock Source Select bit(2) 1 = External clock from pin, TxCK (on the rising edge) 0 = Internal clock (FOSC/2) bit 0 Unimplemented: Read as ‘0’ Note 1: In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation. 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. For more information, see Section 10.4“Peripheral Pin Select (PPS)”. 3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended. DS39940D-page 154  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER(3) R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON(1) — TSIDL(1) — — — — — bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 — TGATE(1) TCKPS1(1) TCKPS0(1) — — TCS(1,2) — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 TON: Timery On bit(1) 1 = Starts 16-bit Timery 0 = Stops 16-bit Timery bit 14 Unimplemented: Read as ‘0’ bit 13 TSIDL: Stop in Idle Mode bit(1) 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as ‘0’ bit 6 TGATE: Timery Gated Time Accumulation Enable bit(1) When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled bit 5-4 TCKPS<1:0>: Timery Input Clock Prescale Select bits(1) 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3-2 Unimplemented: Read as ‘0’ bit 1 TCS: Timery Clock Source Select bit(1,2) 1 = External clock from pin TyCK (on the rising edge) 0 = Internal clock (FOSC/2) bit 0 Unimplemented: Read as ‘0’ Note 1: When 32-bit operation is enabled (T2CON<3> or T4CON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON. 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4“Peripheral Pin Select (PPS)” for more information. 3: Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.  2010 Microchip Technology Inc. DS39940D-page 155

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 156  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 13.0 INPUT CAPTURE WITH 13.1 General Operating Modes DEDICATED TIMERS 13.1.1 SYNCHRONOUS AND TRIGGER Note: This data sheet summarizes the features MODES of this group of PIC24F devices. It is not By default, the input capture module operates in a intended to be a comprehensive reference free-running mode. The internal 16-bit counter, source. For more information, refer to the ICxTMR, counts up continuously, wrapping around “PIC24F Family Reference Manual”, from FFFFh to 0000h on each overflow, with its period Section 34. “Input Capture with synchronized to the selected external clock source. Dedicated Timer” (DS39722). When a capture event occurs, the current 16-bit value Devices in the PIC24FJ64GB004 family all feature of the internal counter is written to the FIFO buffer. 5independent input capture modules. Each of the In Synchronous mode, the module begins capturing modules offers a wide range of configuration and events on the ICx pin as soon as its selected clock operating options for capturing external pulse events source is enabled. Whenever an event occurs on the and generating interrupts. selected sync source, the internal counter is reset. In Key features of the input capture module include: Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the • Hardware-configurable for 32-bit operation in all internal counter to run. modes by cascading two adjacent modules Standard, free-running operation is selected by setting • Synchronous and Trigger modes of output the SYNCSEL bits to ‘00000’ and clearing the ICTRIG compare operation, with up to 20 user-selectable bit (ICxCON2<7>). Synchronous and Trigger modes trigger/sync sources available are selected any time the SYNCSEL bits are set to any • A 4-level FIFO buffer for capturing and holding value except ‘00000’. The ICTRIG bit selects either timer values for several events Synchronous or Trigger mode; setting the bit selects • Configurable interrupt generation Trigger mode operation. In both modes, the SYNCSEL • Up to 6 clock sources available for each module, bits determine the sync/trigger source. driving a separate internal 16-bit counter When the SYNCSEL bits are set to ‘00000’ and The module is controlled through two registers: ICTRIG is set, the module operates in Software Trigger ICxCON1 (Register13-1) and ICxCON2 (Register13-2). mode. In this case, capture operations are started by A general block diagram of the module is shown in manually setting the TRIGSTAT bit (ICxCON2<6>). Figure13-1. FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM ICM<2:0> ICI<1:0> Prescaler Edge Detect Logic Event and Set ICxIF Counter and Interrupt 1:1/4/16 Clock Synchronizer Logic ICx Pin(1) ICTSEL<2:0> Clock Increment 16 IC Clock Select ICxTMR 4-Level FIFO Buffer Sources 16 Trigger and Sync Logic Reset 16 Trigger and ICxBUF Sync Sources SYNCSEL<4:0> Trigger ICOV, ICBNE System Bus Note 1: The ICx inputs must be assigned to an available RPn pin before use. Please see Section10.4 “Peripheral Pin Select (PPS)” for more information.  2010 Microchip Technology Inc. DS39940D-page 157

PIC24FJ64GB004 FAMILY 13.1.2 CASCADED (32-BIT) MODE For 32-bit cascaded operations, the setup procedure is slightly different: By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent 1. Set the IC32 bits for both modules even and odd modules can be configured to function as (ICyCON2<8> and (ICxCON2<8>), enabling the a single 32-bit module. (For example, Modules 1 and 2 even-numbered module first. This ensures the are paired, as are modules 3 and 4, and so on.) The modules will start functioning in unison. odd-numbered module (ICx) provides the Least Signif- 2. Set the ICTSEL and SYNCSEL bits for both icant 16 bits of the 32-bit register pairs, and the even modules to select the same sync/trigger and module (ICy) provides the Most Significant 16 bits. time base source. Set the even module first, Wrap-arounds of the ICx registers cause an increment then the odd module. Both modules must use of their corresponding ICy registers. the same ICTSEL and SYNCSEL settings. Cascaded operation is configured in hardware by 3. Clear the ICTRIG bit of the even module setting the IC32 bits (ICxCON2<8>) for both modules. (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, 13.2 Capture Operations regardless of its trigger setting. 4. Use the odd module’s ICI bits (ICxCON1<6:5>) The input capture module can be configured to capture to the desired interrupt frequency. timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured 5. Use the ICTRIG bit of the odd module to occur on all rising edges or just some (every 4th or (ICxCON2<7>) to configure Trigger or 16th). Interrupts can be independently configured to Synchronous mode operation. generate on each event or a subset of events. Note: For Synchronous mode operation, enable To set up the module for capture operations: the sync source as the last step. Both input capture modules are held in Reset 1. Configure the ICx input for one of the available until the sync source is enabled. Peripheral Pin Select pins. 2. If Synchronous mode is to be used, disable the 6. Use the ICM bits of the odd module sync source before proceeding. (ICxCON1<2:0>) to set the desired capture mode. 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until The module is ready to capture events when the time the ICBNE bit (ICxCON1<3>) is cleared. base and the trigger/sync source are enabled. When 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the the ICBNE bit (ICxCON1<3>) becomes set, at least desired sync/trigger source. one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to 5. Set the ICTSEL bits (ICxCON1<12:10>) for the ‘0’. desired clock source. If the desired clock source is running, set the ICTSEL bits before the Input For 32-bit operation, read both the ICxBUF and Capture module is enabled for proper ICyBUF for the full 32-bit timer value (ICxBUF for the synchronization with the desired clock source. lsw, ICyBUF for the msw). At least one capture value is 6. Set the ICI bits (ICxCON1<6:5>) to the desired available in the FIFO buffer when the odd module’s interrupt frequency ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared 7. Select Synchronous or Trigger mode operation: (perform automatically by hardware). a) Check that the SYNCSEL bits are not set to ‘00000’. b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>). c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>). 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode. 9. Enable the selected trigger/sync source. DS39940D-page 158  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 13-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — bit 15 bit 8 U-0 R/W-0 R/W-0 R-0, HCS R-0, HCS R/W-0 R/W-0 R/W-0 — ICI1 ICI0 ICOV ICBNE ICM2(1) ICM1(1) ICM0(1) bit 7 bit 0 Legend: HCS = Hardware Clearable/Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 ICSIDL: Input Capture x Module Stop in Idle Control bit 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode bit 12-10 ICTSEL<2:0>: Input Capture Timer Select bits 111 = System clock (FOSC/2) 110 = Reserved 101 = Reserved 100 = Timer1 011 = Timer5 010 = Timer4 001 = Timer2 000 = Timer3 bit 9-7 Unimplemented: Read as ‘0’ bit 6-5 ICI<1:0>: Select Number of Captures per Interrupt bits 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event bit 4 ICOV: Input Capture x Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred 0 = No input capture overflow occurred bit 3 ICBNE: Input Capture x Buffer Empty Status bit (read-only) 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty bit 2-0 ICM<2:0>: Input Capture Mode Select bits(1) 111 = Interrupt mode: input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled) 101 = Prescaler Capture mode: capture on every 16th rising edge 100 = Prescaler Capture mode: capture on every 4th rising edge 011 = Simple Capture mode: capture on every rising edge 010 = Simple Capture mode: capture on every falling edge 001 = Edge Detect Capture mode: capture on every edge (rising and falling); ICI<1:0 bits do not control interrupt generation for this mode 000 = Input capture module turned off Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section10.4 “Peripheral Pin Select (PPS)”.  2010 Microchip Technology Inc. DS39940D-page 159

PIC24FJ64GB004 FAMILY REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 — — — — — — — IC32 bit 15 bit 8 R/W-0 R/W-0, HS U-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as ‘0’ bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx Trigger/Sync Select bit 1 = Trigger ICx from source designated by SYNCSELx bits 0 = Synchronize ICx with source designated by SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as ‘0’ bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = Reserved 11110 = Reserved 11101 = Reserved 11100 = CTMU(1) 11011 = A/D(1) 11010 = Comparator 3(1) 11001 = Comparator 2(1) 11000 = Comparator 1(1) 10111 = Input Capture 4 10110 = Input Capture 3 10101 = Input Capture 2 10100 = Input Capture 1 10011 = Reserved 10010 = Reserved 1000x = Reserved 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 5 01001 = Reserved 01000 = Reserved 00111 = Reserved 00110 = Reserved 00101 = Output Compare 5 00100 = Output Compare 4 00011 = Output Compare 3 00010 = Output Compare 2 00001 = Output Compare 1 00000 = Not synchronized to any other module Note 1: Use these inputs as trigger sources only and never as sync sources. DS39940D-page 160  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 14.0 OUTPUT COMPARE WITH In Synchronous mode, the module begins performing DEDICATED TIMERS its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on Note: This data sheet summarizes the features the selected sync source, the module’s internal counter of this group of PIC24F devices. It is not is reset. In Trigger mode, the module waits for a sync intended to be a comprehensive reference event from another internal module to occur before source. For more information, refer to the allowing the counter to run. “PIC24F Family Reference Manual”, Free-Running mode is selected by default or any time Section 35. “Output Capture with that the SYNCSEL bits (OCxCON2<4:0>) are set to Dedicated Timer” (DS39723). ‘00000’. Synchronous or Trigger modes are selected All devices in the PIC24FJ64GB004 family features any time the SYNCSEL bits are set to any value except 5independent output compare modules. Each of these ‘00000’. The OCTRIG bit (OCxCON2<7>) selects modules offers a wide range of configuration and oper- either Synchronous or Trigger mode; setting the bit ating options for generating pulse trains on internal selects Trigger mode operation. In both modes, the device events, and can produce Pulse-Width Modulated SYNCSEL bits determine the sync/trigger source. (PWM) waveforms for driving power applications. 14.1.2 CASCADED (32-BIT) MODE Key features of the output compare module include: By default, each module operates independently with • Hardware-configurable for 32-bit operation in all its own set of 16-bit Timer and Duty Cycle registers. To modes by cascading two adjacent modules increase the range, adjacent even and odd modules • Synchronous and Trigger modes of output can be configured to function as a single 32-bit module. compare operation, with up to 21 user-selectable (For example, Modules 1 and 2 are paired, as are trigger/sync sources available Modules 3 and 4, and so on.) The odd-numbered • Two separate Period registers (a main register, module (OCx) provides the Least Significant 16 bits of OCxR, and a secondary register, OCxRS) for the 32-bit register pairs and the even-numbered greater flexibility in generating pulses of varying module (OCy) provides the Most Significant 16 bits. widths Wrap-arounds of the OCx registers cause an increment • Configurable for single pulse or continuous pulse of their corresponding OCy registers. generation on an output event or continuous Cascaded operation is configured in hardware by setting PWM waveform generation the OC32 bit (OCxCON2<8>) for both modules. • Up to 6 clock sources available for each module, driving a separate internal 16-bit counter 14.1 General Operating Modes 14.1.1 SYNCHRONOUS AND TRIGGER MODES By default, the output compare module operates in a Free-Running mode. The internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from FFFFh to 0000h on each overflow with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs. Preliminary  2010 Microchip Technology Inc. DS39940D-page 161

PIC24FJ64GB004 FAMILY FIGURE 14-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE) DCBx OCMx OCxCON1 OCINV OCTRIS OCTSELx OCxCON2 FLTOUT SYNCSELx FLTTRIEN TRIGSTAT FLTMD TRIGMODE ENFLTx OCTRIG OCxR OCFLTx Match Event OCx Pin(1) Comparator Clock Increment OC Clock Select Sources OC Output and OCxTMR Reset Fault Logic OCFA/ OCFB/ Match Event CxOUT Comparator Match Event Trigger and Trigger and Sync Sources Sync Logic OCxRS Reset OCx Interrupt Note 1: The OCx outputs must be assigned to an available RPn pin before use. Please see Section10.4 “Peripheral Pin Select (PPS)” for more information. Preliminary DS39940D-page 162  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 14.2 Compare Operations For 32-bit cascaded operation, these steps are also necessary: In Compare mode (Figure14-1), the output compare module can be configured for single-shot or continuous 1. Set the OC32 bits for both registers pulse generation; it can also repeatedly toggle an (OCyCON2<8> and (OCxCON2<8>). Enable output pin on each timer event. the even-numbered module first to ensure the modules will start functioning in unison. To set up the module for compare operations: 2. Clear the OCTRIG bit of the even module 1. Configure the OCx output for one of the (OCyCON2), so the module will run in available Peripheral Pin Select pins. Synchronous mode. 2. Calculate the required values for the OCxR and 3. Configure the desired output and Fault settings (for Double Compare modes) OCxRS Duty Cycle for OCy. registers: 4. Force the output pin for OCx to the output state a) Determine the instruction clock cycle time. by clearing the OCTRIS bit. Take into account the frequency of the 5. If Trigger mode operation is required, configure external clock to the timer source (if one is the trigger options in OCx by using the OCTRIG used) and the timer prescaler settings. (OCxCON2<7>), TRIGSTAT (OCxCON2<6>) b) Calculate time to the rising edge of the and SYNCSEL (OCxCON2<4:0>) bits. output pulse relative to the timer start value 6. Configure the desired Compare or PWM mode (0000h). of operation (OCM<2:0>) for OCy first, then for c) Calculate the time to the falling edge of the OCx. pulse based on the desired pulse width and Depending on the output mode selected, the module the time to the rising edge of the pulse. holds the OCx pin in its default state and forces a 3. Write the rising edge value to OCxR and the transition to the opposite state when OCxR matches falling edge value to OCxRS. the timer. In Double Compare modes, OCx is forced 4. For Trigger mode operations, set OCTRIG to back to its default state when a match with OCxRS enable Trigger mode. Set or clear TRIGMODE to occurs. The OCxIF interrupt flag is set after an OCxR configure trigger operation and TRIGSTAT to match in Single Compare modes and after each select a hardware or software trigger. For OCxRS match in Double Compare modes. Synchronous mode, clear OCTRIG. Single-shot pulse events only occur once, but may be 5. Set the SYNCSEL<4:0> bits to configure the repeated by simply rewriting the value of the trigger or synchronization source. If free-running OCxCON1 register. Continuous pulse events continue timer operation is required, set the SYNCSEL indefinitely until terminated. bits to ‘00000’ (no sync/trigger source). 6. Select the time base source with the OCTSEL<2:0> bits. If the desired clock source is running, set the OCTSEL<2:0> bits before the output compare module is enabled for proper synchronization with the desired clock source. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the synchronization source is enabled. Trigger mode operation starts after a trigger source event occurs. 7. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx). Preliminary  2010 Microchip Technology Inc. DS39940D-page 163

PIC24FJ64GB004 FAMILY 14.3 Pulse-Width Modulation (PWM) 5. Select a clock source by writing to the Mode OCTSEL2<2:0> (OCxCON1<12:10>) bits. 6. Enable interrupts, if required, for the timer and In PWM mode, the output compare module can be output compare modules. The output compare configured for edge-aligned or center-aligned pulse interrupt is required for PWM Fault pin utilization. waveform generation. All PWM operations are 7. Select the desired PWM mode in the OCM<2:0> double-buffered (buffer registers are internal to the (OCxCON1<2:0>) bits. module and are not mapped into SFR space). 8. If a timer is selected as a clock source, set the To configure the output compare module for TMRy prescale value and enable the time base by edge-aligned PWM operation: setting the TON (TxCON<15>) bit. 1. Configure the OCx output for one of the Note: This peripheral contains input and output available Peripheral Pin Select pins. functions that may need to be configured by the Peripheral Pin Select. See 2. Calculate the desired on-time and load it into the Section10.4 “Peripheral Pin Select OCxR register. (PPS)” for more information. 3. Calculate the desired period and load it into the OCxRS register. 4. Select the current OCx as the synchronization source by writing 0x1F to SYNCSEL<4:0> (OCxCON2<4:0>) and ‘0’ to OCTRIG (OCxCON2<7>). FIGURE 14-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE) OCxCON1 OCMx OCxCON2 OCINV OCTSELx OCTRIS SYNCSELx OCxR and DCB<1:0> FLTOUT TRIGSTAT FLTTRIEN TRIGMODE FLTMD OCTRIG Rollover/Reset ENFLTx OCFLTx OCxR and DCB<1:0> Buffers DCB<1:0> OCx Pin(1) Comparator Clock Increment Match OC Clock Event Select Sources OCxTMR OC Output Timing Rollover and Fault Logic Reset OCFA/OCFB/CxOUT Comparator Match Event Match Trigger and Trigger and Event Sync Logic Sync Sources OCxRS Buffer Rollover/Reset OCxRS OCx Interrupt Reset Note 1: The OCx outputs must be assigned to an available RPn pin before use. Please see Section10.4 “Peripheral Pin Select (PPS)” for more information. Preliminary DS39940D-page 164  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 14.3.1 PWM PERIOD 14.3.2 PWM DUTY CYCLE In edge aligned PWM mode, the period is specified by The PWM duty cycle is specified by writing to the the value of OCxRS register. In center aligned PWM OCxRS and OCxR registers. The OCxRS and OCxR mode, the period of the synchronization source such as registers can be written to at any time, but the duty Timer's PRy specifies the period. The period in both cycle value is not latched until a period is complete. cases can be calculated using Equation14-1. This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. EQUATION 14-1: CALCULATING THE PWM Some important boundary parameters of the PWM duty PERIOD(1) cycle include: PWM Period = [Value + 1] x TCY x (Prescaler Value) • Edge-Aligned PWM - If OCxR and OCxRS are loaded with 0000h, Where: Value = OCxRS in Edge-Aligned PWM mode the OCx pin will remain low (0% duty cycle). and can be PRy in Center-Aligned PWM mode (If TMRy is the sync source). - If OCxRS is greater than OCxR, the pin will remain high (100% duty cycle). Note 1: Based on TCY = TOSC * 2; Doze mode • Center-Aligned PWM (with TMRy as the sync and PLL are disabled. source) - If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle). - If OCxRS is greater than PRy, the pin will go high (100% duty cycle). See Example14-1 for PWM mode timing details. Table14-1 and Table14-2 show example PWM frequencies and resolutions for a device operating at 4MIPS and 10 MIPS, respectively. EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION(1) log ( FCY ) 10 FPWM • (Prescale Value) Maximum PWM Resolution (bits) = bits log (2) 10 Note1: Based on FCY = FOSC/2; Doze mode and PLL are disabled. EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS(1) 1. Find the OCxRS register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL (32 MHz device clock rate) and a prescaler setting of 1:1 using Edge-Aligned PWM mode. TCY = 2 * TOSC = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2s PWM Period = (OCxRS + 1) • TCY • (OCx Prescale Value) 19.2s = (OCxRS + 1) • 62.5 ns • 1 OCxRS = 306 2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32MHz device clock rate: PWM Resolution = log10(FCY/FPWM)/log102) bits = (log (16 MHz/52.08 kHz)/log 2) bits 10 10 = 8.3 bits Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled. Preliminary  2010 Microchip Technology Inc. DS39940D-page 165

PIC24FJ64GB004 FAMILY 14.4 Subcycle Resolution The DCB bits are intended for use with a clock source identical to the system clock. When an OCx module The DCB bits (OCxCON2<10:9>) provide for resolution with enabled prescaler is used, the falling edge delay better than one instruction cycle. When used, they caused by the DCB bits will be referenced to the delay the falling edge generated by a match event by a system clock period, rather than the OCx module's portion of an instruction cycle. period. For example, setting DCB<1:0> = 10 causes the falling edge to occur half way through the instruction cycle in which the match event occurs, instead of at the beginning. These bits cannot be used when OCM<2:0>=001. When operating the module in PWM mode (OCM<2:0> = 110 or 111), the DCB bits will be double-buffered. TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz)(1) PWM Frequency 7.6 Hz 61 Hz 122 Hz 977 Hz 3.9 kHz 31.3 kHz 125 kHz Prescaler Ratio 8 1 1 1 1 1 1 Period Value FFFFh FFFFh 7FFFh 0FFFh 03FFh 007Fh 001Fh Resolution (bits) 16 16 15 12 10 7 5 Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled. TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (FCY = 16 MHz)(1) PWM Frequency 30.5 Hz 244 Hz 488 Hz 3.9 kHz 15.6 kHz 125 kHz 500 kHz Prescaler Ratio 8 1 1 1 1 1 1 Period Value FFFFh FFFFh 7FFFh 0FFFh 03FFh 007Fh 001Fh Resolution (bits) 16 16 15 12 10 7 5 Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled. Preliminary DS39940D-page 166  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2(2) ENFLT1 bit 15 bit 8 R/W-0 R/W-0, HCS R/W-0, HCS R/W-0, HCS R/W-0 R/W-0 R/W-0 R/W-0 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2(1) OCM1(1) OCM0(1) bit 7 bit 0 Legend: HCS = Hardware Clearable/Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as ‘0’ bit 13 OCSIDL: Stop Output Compare x in Idle Mode Control bit 1 = Output compare x halts in CPU Idle mode 0 = Output compare x continues to operate in CPU Idle mode bit 12-10 OCTSEL<2:0>: Output Compare x Timer Select bits 111 = System clock 110 = Reserved 101 = Reserved 100 = Timer1 011 = Timer5 010 = Timer4 001 = Timer3 000 = Timer2 bit 9 ENFLT2: Comparator Fault Input Enable bit(2) 1 = Comparator Fault input is enabled 0 = Comparator Fault input is disabled bit 8 ENFLT1: OCFB Fault Input Enable bit 1 = OCFB Fault input is enabled 0 = OCFB Fault input is disabled bit 7 ENFLT0: OCFA Fault Input Enable bit 1 = OCFA Fault input is enabled 0 = OCFA Fault input is disabled bit 6 OCFLT2: PWM Comparator Fault Condition Status bit(2) 1 = PWM comparator Fault condition has occurred (this is cleared in hardware only) 0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM<2:0> = 111) bit 5 OCFLT1: PWM OCFB Fault Input Enable bit 1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only) 0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM<2:0> = 111) bit 4 OCFLT0: PWM OCFA Fault Condition Status bit 1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only) 0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM<2:0> = 111) bit 3 TRIGMODE: Trigger Status Mode Select bit 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software 0 = TRIGSTAT is only cleared by software Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section10.4 “Peripheral Pin Select (PPS)”. 2: The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3. Preliminary  2010 Microchip Technology Inc. DS39940D-page 167

PIC24FJ64GB004 FAMILY REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED) bit 2-0 OCM<2:0>: Output Compare x Mode Select bits(1) 111 = Center-Aligned PWM mode on OCx 110 = Edge-Aligned PWM mode on OCx 101 = Double Compare Continuous Pulse mode: initialize OCx pin low, toggle OCx state continuously on alternate matches of OCxR and OCxRS 100 = Double Compare Single-Shot mode: initialize OCx pin low, toggle OCx state on matches of OCxR and OCxRS for one cycle 011 = Single Compare Continuous Pulse mode: compare events continuously toggle OCx pin 010 = Single Compare Single-Shot mode: initialize OCx pin high, compare event forces OCx pin low 001 = Single Compare Single-Shot mode: initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section10.4 “Peripheral Pin Select (PPS)”. 2: The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3. Preliminary DS39940D-page 168  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 FLTMD FLTOUT FLTTRIEN OCINV — DCB1(3) DCB0(3) OC32 bit 15 bit 8 R/W-0 R/W-0, HS R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 FLTMD: Fault Mode Select bit 1 = Fault mode is maintained until the Fault source is removed and the corresponding OCFLT0 bit is cleared in software 0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts bit 14 FLTOUT: Fault Out bit 1 = PWM output is driven high on a Fault 0 = PWM output is driven low on a Fault bit 13 FLTTRIEN: Fault Output State Select bit 1 = Pin is forced to an output on a Fault condition 0 = Pin I/O condition is unaffected by a Fault bit 12 OCINV: OCMP Invert bit 1 = OCx output is inverted 0 = OCx output is not inverted bit 11 Unimplemented: Read as ‘0’ bit 10-9 DCB<1:0>: OC Pulse-Width Least Significant bits(3) 11 = Delay OCx falling edge by 3/4 of the instruction cycle 10 = Delay OCx falling edge by 1/2 of the instruction cycle 01 = Delay OCx falling edge by 1/4 of the instruction cycle 00 = OCx falling edge occurs at start of the instruction cycle bit 8 OC32: Cascade Two OC Modules Enable bit (32-bit operation) 1 = Cascade module operation enabled 0 = Cascade module operation disabled bit 7 OCTRIG: OCx Trigger/Sync Select bit 1 = Trigger OCx from source designated by SYNCSELx bits 0 = Synchronize OCx with source designated by SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running 0 = Timer source has not been triggered and is being held clear bit 5 OCTRIS: OCx Output Pin Direction Select bit 1 = OCx pin is tri-stated 0 = Output compare peripheral x connected to OCx pin Note 1: Do not use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting. 2: Use these inputs as trigger sources only and never as sync sources. 3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits (OCxCON1<1:0>) = 001. Preliminary  2010 Microchip Technology Inc. DS39940D-page 169

PIC24FJ64GB004 FAMILY REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED) bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = This OC module(1) 11110 = Reserved 11101 = Reserved 11100 = CTMU(2) 11011 = A/D(2) 11010 = Comparator 3(2) 11001 = Comparator 2(2) 11000 = Comparator 1(2) 10111 = Input Capture 4(2) 10110 = Input Capture 3(2) 10101 = Input Capture 2(2) 10100 = Input Capture 1(2) 100xx = Reserved 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 5(2) 01001 = Reserved 01000 = Reserved 00111 = Reserved 00110 = Reserved 00101 = Output Compare 5(1) 00100 = Output Compare 4(1) 00011 = Output Compare 3(1) 00010 = Output Compare 2(1) 00001 = Output Compare 1(1) 00000 = Not synchronized to any other module Note 1: Do not use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting. 2: Use these inputs as trigger sources only and never as sync sources. 3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits (OCxCON1<1:0>) = 001. Preliminary DS39940D-page 170  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 15.0 SERIAL PERIPHERAL The SPI serial interface consists of four pins: INTERFACE (SPI) • SDIx: Serial Data Input • SDOx: Serial Data Output Note: This data sheet summarizes the features • SCKx: Shift Clock Input or Output of this group of PIC24F devices. It is not • SSx: Active-Low Slave Select or Frame intended to be a comprehensive reference Synchronization I/O Pulse source. For more information, refer to the “PIC24F Family Reference Manual”, The SPI module can be configured to operate using 2, Section 23. “Serial Peripheral Interface 3 or 4 pins. In the 3-pin mode, SSx is not used. In the (SPI)” (DS39699). 2-pin mode, both SDOx and SSx are not used. The Serial Peripheral Interface (SPI) module is a Block diagrams of the module in Standard and synchronous serial interface useful for communicating Enhanced modes are shown in Figure15-1 and with other peripheral or microcontroller devices. These Figure15-2. peripheral devices may be serial EEPROMs, shift Note: In this section, the SPI modules are registers, display drivers, A/D Converters, etc. The SPI referred to together as SPIx or separately module is compatible with Motorola® SPI and SIOP as SPI1, SPI2 or SPI3. Special Function interfaces. All devices of the PIC24FJ64GB004 family Registers will follow a similar notation. For include three SPI modules example, SPIxCON1 and SPIxCON2 refer The module supports operation in two buffer modes. In to the control registers for any of the 3 SPI Standard mode, data is shifted through a single serial modules. buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer. Note: Do not perform read-modify-write opera- tions (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode. The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.  2010 Microchip Technology Inc. DS39940D-page 171

PIC24FJ64GB004 FAMILY To set up the SPI module for the Standard Master To set up the SPI module for the Standard Slave mode mode of operation: of operation: 1. If using interrupts: 1. Clear the SPIxBUF register. a) Clear the SPIxIF bit in the respective IFS 2. If using interrupts: register. a) Clear the SPIxIF bit in the respective IFS b) Set the SPIxIE bit in the respective IEC register. register. b) Set the SPIxIE bit in the respective IEC c) Write the SPIxIP bits in the respective IPC register. register to set the interrupt priority. c) Write the SPIxIP bits in the respective IPC 2. Write the desired settings to the SPIxCON1 and register to set the interrupt priority. SPIxCON2 registers with MSTEN 3. Write the desired settings to the SPIxCON1 (SPIxCON1<5>) = 1. and SPIxCON2 registers with MSTEN 3. Clear the SPIROV bit (SPIxSTAT<6>). (SPIxCON1<5>) = 0. 4. Enable SPI operation by setting the SPIEN bit 4. Clear the SMP bit. (SPIxSTAT<15>). 5. If the CKE bit (SPIxCON1<8>) is set, then the 5. Write the data to be transmitted to the SPIxBUF SSEN bit (SPIxCON1<7>) must be set to enable register. Transmission (and reception) will start the SSx pin. as soon as data is written to the SPIxBUF 6. Clear the SPIROV bit (SPIxSTAT<6>). register. 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>). FIGURE 15-1: SPIx MODULE BLOCK DIAGRAM (STANDARD MODE) SCKx 1:1 to 1:8 1:1/4/16/64 Secondary Primary FCY Prescaler Prescaler SSx/FSYNCx Sync Control Select Control Clock Edge SPIxCON1<1:0> ShiftControl SPIxCON1<4:2> SDOx Enable SDIx bit 0 Master Clock SPIxSR Transfer Transfer SPIxBUF Read SPIxBUF Write SPIxBUF 16 Internal Data Bus DS39940D-page 172  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY To set up the SPI module for the Enhanced Buffer To set up the SPI module for the Enhanced Buffer Master mode of operation: Slave mode of operation: 1. If using interrupts: 1. Clear the SPIxBUF register. a) Clear the SPIxIF bit in the respective IFS 2. If using interrupts: register. a) Clear the SPIxIF bit in the respective IFS b) Set the SPIxIE bit in the respective IEC register. register. b) Set the SPIxIE bit in the respective IEC c) Write the SPIxIP bits in the respective IPC register. register. c) Write the SPIxIP bits in the respective IPC 2. Write the desired settings to the SPIxCON1 and register to set the interrupt priority. SPIxCON2 registers with MSTEN 3. Write the desired settings to the SPIxCON1 and (SPIxCON1<5>) = 1. SPIxCON2 registers with MSTEN 3. Clear the SPIROV bit (SPIxSTAT<6>). (SPIxCON1<5>) = 0. 4. Select Enhanced Buffer mode by setting the 4. Clear the SMP bit. SPIBEN bit (SPIxCON2<0>). 5. If the CKE bit is set, then the SSEN bit must be 5. Enable SPI operation by setting the SPIEN bit set, thus enabling the SSx pin. (SPIxSTAT<15>). 6. Clear the SPIROV bit (SPIxSTAT<6>). 6. Write the data to be transmitted to the SPIxBUF 7. Select Enhanced Buffer mode by setting the register. Transmission (and reception) will start SPIBEN bit (SPIxCON2<0>). as soon as data is written to the SPIxBUF 8. Enable SPI operation by setting the SPIEN bit register. (SPIxSTAT<15>). FIGURE 15-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE) SCKx 1:1 to 1:8 1:1/4/16/64 Secondary Primary FCY Prescaler Prescaler SSx/FSYNCx Sync Control Select Control Clock Edge SPIxCON1<1:0> Shift Control SPIxCON1<4:2> SDOx Enable SDIx bit 0 Master Clock SPIxSR Transfer Transfer 8-Level FIFO 8-Level FIFO Receive Buffer Transmit Buffer SPIxBUF Read SPIxBUF Write SPIxBUF 16 InternalData Bus  2010 Microchip Technology Inc. DS39940D-page 173

PIC24FJ64GB004 FAMILY REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER R/W-0 U-0 R/W-0 U-0 U-0 R-0 R-0 R-0 SPIEN(1) — SPISIDL — — SPIBEC2 SPIBEC1 SPIBEC0 bit 15 bit 8 R-0 R/C-0, HS R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF bit 7 bit 0 Legend: C = Clearable bit HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit(1) 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module bit 14 Unimplemented: Read as ‘0’ bit 13 SPISIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-11 Unimplemented: Read as ‘0’ bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPI transfers pending. Slave mode: Number of SPI transfers unread. bit 7 SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) 1 = SPIx Shift register is empty and ready to send or receive 0 = SPIx Shift register is not empty bit 6 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register. 0 = No overflow has occurred bit 5 SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode) 1 = Receive FIFO is empty 0 = Receive FIFO is not empty bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) 111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when last bit is shifted into SPIxSR; as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR; as a result, the TX FIFO has one open spot 011 = Interrupt when SPIx receive buffer is full (SPIRBF bit is set) 010 = Interrupt when SPIx receive buffer is 3/4 or more full 001 = Interrupt when data is available in receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty (SRXMPT bit set) Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section10.4 “Peripheral Pin Select (PPS)” for more information. DS39940D-page 174  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED) bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started; SPIxTXB is full 0 = Transmit started; SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR. Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section10.4 “Peripheral Pin Select (PPS)” for more information.  2010 Microchip Technology Inc. DS39940D-page 175

PIC24FJ64GB004 FAMILY REGISTER 15-2: SPIXCON1: SPIx CONTROL REGISTER 1 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — DISSCK(1) DISSDO(2) MODE16 SMP CKE(3) bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSEN(4) CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only)(1) 1 = Internal SPI clock is disabled; pin functions as I/O 0 = Internal SPI clock is enabled bit 11 DISSDO: Disable SDOx pin bit(2) 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module bit 10 MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) bit 9 SMP: SPIx Data Input Sample Phase bit Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode. bit 8 CKE: SPIx Clock Edge Select bit(3) 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) bit 7 SSEN: Slave Select Enable (Slave mode) bit(4) 1 = SSx pin used for Slave mode 0 = SSx pin not used by module; pin controlled by port function bit 6 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level bit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ‘0’ for the Framed SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. DS39940D-page 176  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 15-2: SPIXCON1: SPIx CONTROL REGISTER 1 (CONTINUED) bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode) 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1 ... 000 = Secondary prescale 8:1 bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode) 11 = Primary prescale 1:1 10 = Primary prescale 4:1 01 = Primary prescale 16:1 00 = Primary prescale 64:1 Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ‘0’ for the Framed SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 FRMEN SPIFSD SPIFPOL — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 — — — — — — SPIFE SPIBEN bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 FRMEN: Framed SPIx Support bit 1 = Framed SPIx support enabled 0 = Framed SPIx support disabled bit 14 SPIFSD: Frame Sync Pulse Direction Control on SSx Pin bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master) bit 13 SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only) 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low bit 12-2 Unimplemented: Read as ‘0’ bit 1 SPIFE: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock bit 0 SPIBEN: Enhanced Buffer Enable bit 1 = Enhanced buffer enabled 0 = Enhanced buffer disabled (Legacy mode)  2010 Microchip Technology Inc. DS39940D-page 177

PIC24FJ64GB004 FAMILY FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE) PROCESSOR 1 (SPI Master) PROCESSOR 2 (SPI Slave) SDOx SDIx Serial Receive Buffer Serial Receive Buffer (SPIxRXB) (SPIxRXB) Shift Register SDIx SDOx Shift Register (SPIxSR) (SPIxSR) MSb LSb MSb LSb Serial Transmit Buffer Serial Transmit Buffer (SPIxTXB) (SPIxTXB) Serial Clock SPIx Buffer SCKx SCKx SPIx Buffer (SPIxBUF)(2) (SPIxBUF)(2) SSx(1) MSTEN (SPIxCON1<5>) = 1) SSEN (SPIxCON1<7>) = 1 and MSTEN (SPIxCON1<5>) = 0 Note 1: Using the SSx pin in Slave mode of operation is optional. 2: User must write transmit data to read received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory mapped to SPIxBUF. FIGURE 15-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES) PROCESSOR 1 (SPI Enhanced Buffer Master) PROCESSOR 2 (SPI Enhanced Buffer Slave) SDOx SDIx SDIx SDOx Shift Register Shift Register (SPIxSR) (SPIxSR) MSb LSb MSb LSb 8-Level FIFO Buffer 8-Level FIFO Buffer SPIx Buffer Serial Clock SPIx Buffer (SPIxBUF)(2) SCKx SCKx (SPIxBUF)(2) SSx SSx(1) MSTEN (SPIxCON1<5>) = 1 and SSEN (SPIxCON1<7>) = 1, SPIBEN (SPIxCON2<0>) = 1 MSTEN (SPIxCON1<5>) = 0 and SPIBEN (SPIxCON2<0>) = 1 Note 1: Using the SSx pin in Slave mode of operation is optional. 2: User must write transmit data to read received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory mapped to SPIxBUF. DS39940D-page 178  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY FIGURE 15-5: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM PIC24F PROCESSOR 2 (SPI Master, Frame Master) SDOx SDIx SDIx SDOx Serial Clock SCKx SCKx SSx SSx Frame Sync Pulse FIGURE 15-6: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM PIC24F PROCESSOR 2 SPI Master, Frame Slave) SDOx SDIx SDIx SDOx Serial Clock SCKx SCKx SSx SSx Frame Sync Pulse FIGURE 15-7: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM PIC24F PROCESSOR 2 (SPI Slave, Frame Master) SDOx SDIx SDIx SDOx Serial Clock SCKx SCKx SSx SSx Frame Sync. Pulse FIGURE 15-8: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM PIC24F PROCESSOR 2 (SPI Slave, Frame Slave) SDOx SDIx SDIx SDOx Serial Clock SCKx SCKx SSx SSx Frame Sync Pulse  2010 Microchip Technology Inc. DS39940D-page 179

PIC24FJ64GB004 FAMILY EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED(1) FCY FSCK = Primary Prescaler * Secondary Prescaler Note1: Based on FCY = FOSC/2; Doze mode and PLL are disabled. TABLE 15-1: SAMPLE SCK FREQUENCIES(1,2) Secondary Prescaler Settings FCY = 16 MHz 1:1 2:1 4:1 6:1 8:1 Primary Prescaler Settings 1:1 Invalid 8000 4000 2667 2000 4:1 4000 2000 1000 667 500 16:1 1000 500 250 167 125 64:1 250 125 63 42 31 FCY = 5 MHz Primary Prescaler Settings 1:1 5000 2500 1250 833 625 4:1 1250 625 313 208 156 16:1 313 156 78 52 39 64:1 78 39 20 13 10 Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled. 2: SCKx frequencies shown in kHz. DS39940D-page 180  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 16.0 INTER-INTEGRATED CIRCUIT 16.1 Communicating as a Master in a (I2C™) Single Master Environment The details of sending a message in Master mode Note: This data sheet summarizes the features depends on the communications protocol for the device of this group of PIC24F devices. It is not being communicated with. Typically, the sequence of intended to be a comprehensive reference events is as follows: source. For more information, refer to the “PIC24F Family Reference Manual”, 1. Assert a Start condition on SDAx and SCLx. Section 24. “Inter-Integrated Circuit™ 2. Send the I2C device address byte to the slave (I2C™)” (DS39702). with a write indication. The Inter-Integrated Circuit (I2C) module is a serial 3. Wait for and verify an Acknowledge from the interface useful for communicating with other peripheral slave. or microcontroller devices. These peripheral devices 4. Send the first data byte (sometimes known as may be serial EEPROMs, display drivers, A/D the command) to the slave. Converters, etc. 5. Wait for and verify an Acknowledge from the The I2C module supports these features: slave. 6. Send the serial memory address low byte to the • Independent master and slave logic slave. • 7-bit and 10-bit device addresses 7. Repeat steps 4 and 5 until all data bytes are • General call address as defined in the I2C protocol sent. • Clock stretching to provide delays for the 8. Assert a Repeated Start condition on SDAx and processor to respond to a slave data request SCLx. • Both 100kHz and 400kHz bus specifications. 9. Send the device address byte to the slave with • Configurable address masking a read indication. • Multi-Master modes to prevent loss of messages 10. Wait for and verify an Acknowledge from the in arbitration slave. • Bus Repeater mode, allowing the acceptance of 11. Enable master reception to receive serial all messages as a slave regardless of the address memory data. • Automatic SCL 12. Generate an ACK or NACK condition at the end A block diagram of the module is shown in Figure16-1. of a received byte of data. 13. Generate a Stop condition on SDAx and SCLx.  2010 Microchip Technology Inc. DS39940D-page 181

PIC24FJ64GB004 FAMILY FIGURE 16-1: I2C™ BLOCK DIAGRAM Internal Data Bus I2CxRCV Read Shift SCLx Clock I2CxRSR LSB SDAx Address Match Match Detect Write I2CxMSK Write Read I2CxADD Read Start and Stop Bit Detect Write Start and Stop Bit Generation I2CxSTAT c ogi Read Collision ol L Write Detect ntr o C I2CxCON Acknowledge Generation Read Clock Stretching Write I2CxTRN LSB Read Shift Clock Reload Control Write BRG Down Counter I2CxBRG Read TCY/2 DS39940D-page 182  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 16.2 Setting Baud Rate When 16.3 Slave Address Masking Operating as a Bus Master The I2CxMSK register (Register16-3) designates To compute the Baud Rate Generator (BRG) reload address bit positions as “don’t care” for both 7-Bit and value, use Equation16-1. 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave EQUATION 16-1: COMPUTING BAUD RATE module to respond whether the corresponding address RELOAD VALUE(1,2) bit value is a ‘0’ or a ‘1’. For example, when I2CxMSK FCY is set to ‘00100000’, the slave module will detect both FSCL = ---------------------------------------------------------------------- FCY addresses: ‘0000000’ and ‘0100000’. I2CxBRG+1+------------------------------ 10000000 To enable address masking, the IPMI (Intelligent or FCY FCY  Peripheral Management Interface) must be disabled by I2CxBRG = ------------–------------------------------ –1 FSCL 10000000 clearing the IPMIEN bit (I2CxCON<11>). Note1: Based on FCY = FOSC/2, Doze mode and Note: As a result of changes in the I2C™ proto- PLL are disabled. col, the addresses in Table16-2 are 2: These clock rate values are for guidance reserved and will not be Acknowledged in only. The actual clock rate can be affected Slave mode. This includes any address by various system level parameters. The mask settings that include any of these actual clock rate should be measured in addresses. its intended application. TABLE 16-1: I2C™ CLOCK RATES(1,2) I2CxBRG Value Required System FSCL FCY Actual FSCL (Decimal) (Hexadecimal) 100kHz 16MHz 157 9D 100kHz 100kHz 8MHz 78 4E 100kHz 100kHz 4MHz 39 27 99kHz 400kHz 16MHz 37 25 404kHz 400kHz 8MHz 18 12 404kHz 400kHz 4MHz 9 9 385kHz 400kHz 2MHz 4 4 385kHz 1MHz 16MHz 13 D 1.026MHz 1MHz 8MHz 6 6 1.026MHz 1MHz 4MHz 3 3 0.909MHz Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled. 2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application. TABLE 16-2: I2C™ RESERVED ADDRESSES(1) Slave Address R/W Bit Description 0000 000 0 General Call Address(2) 0000 000 1 Start Byte 0000 001 x Cbus Address 0000 010 x Reserved 0000 011 x Reserved 0000 1xx x HS Mode Master Code 1111 1xx x Reserved 1111 0xx x 10-Bit Slave Upper Byte(3) Note 1: The address bits listed here will never cause an address match, independent of address mask settings. 2: The address will be Acknowledged only if GCEN=1. 3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.  2010 Microchip Technology Inc. DS39940D-page 183

PIC24FJ64GB004 FAMILY REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-1, HC R/W-0 R/W-0 R/W-0 R/W-0 I2CEN — I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0, HC R/W-0, HC R/W-0, HC R/W-0, HC R/W-0, HC GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN bit 7 bit 0 Legend: HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 I2CEN: I2Cx Enable bit 1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I2Cx module. All I2C pins are controlled by port functions. bit 14 Unimplemented: Read as ‘0’ bit 13 I2CSIDL: Stop in Idle Mode bit 1 = Discontinues module operation when device enters an Idle mode 0 = Continues module operation in Idle mode bit 12 SCLREL: SCLx Release Control bit (when operating as I2C Slave) 1 = Releases SCLx clock 0 = Holds SCLx clock low (clock stretch) If STREN = 1: Bit is R/W (i.e., software may write ‘0’ to initiate stretch and write ‘1’ to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception. If STREN = 0: Bit is R/S (i.e., software may only write ‘1’ to release clock). Hardware clear at beginning of slave transmission. bit 11 IPMIEN: Intelligent Platform Management Interface (IPMI) Enable bit 1 = IPMI Support mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled bit 10 A10M: 10-Bit Slave Addressing bit 1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address bit 9 DISSLW: Disable Slew Rate Control bit 1 = Slew rate control disabled 0 = Slew rate control enabled bit 8 SMEN: SMBus Input Levels bit 1 = Enables I/O pin thresholds compliant with SMBus specification 0 = Disables SMBus input thresholds bit 7 GCEN: General Call Enable bit (when operating as I2C slave) 1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 0 = General call address disabled bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as I2C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receive clock stretching 0 = Disables software or receive clock stretching DS39940D-page 184  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED) bit 5 ACKDT: Acknowledge Data bit (When operating as I2C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge bit 4 ACKEN: Acknowledge Sequence Enable bit (When operating as I2C master. Applicable during master receive.) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress bit 3 RCEN: Receive Enable bit (when operating as I2C master) 1 = Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress bit 2 PEN: Stop Condition Enable bit (when operating as I2C master) 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress bit 1 RSEN: Repeated Start Condition Enabled bit (when operating as I2C master) 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence 0 = Repeated Start condition not in progress bit 0 SEN: Start Condition Enabled bit (when operating as I2C master) 1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress  2010 Microchip Technology Inc. DS39940D-page 185

PIC24FJ64GB004 FAMILY REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER R-0, HSC R-0, HSC U-0 U-0 U-0 R/C-0, HS R-0, HSC R-0, HSC ACKSTAT TRSTAT — — — BCL GCSTAT ADD10 bit 15 bit 8 R/C-0, HS R/C-0, HS R-0, HSC R/C-0, HSC R/C-0, HSC R-0, HSC R-0, HSC R-0, HSC IWCOL I2COV D/A P S R/W RBF TBF bit 7 bit 0 Legend: C = Clearable bit HS = Hardware Settable bit HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ACKSTAT: Acknowledge Status bit 1 = NACK was detected last 0 = ACK was detected last Hardware set or clear at the end of Acknowledge. bit 14 TRSTAT: Transmit Status bit (When operating as I2C master. Applicable to master transmit operation.) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware set at the beginning of master transmission. Hardware clear at the end of slave Acknowledge. bit 13-11 Unimplemented: Read as ‘0’ bit 10 BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation 0 = No collision Hardware set at detection of bus collision. bit 9 GCSTAT: General Call Status bit 1 = General call address was received 0 = General call address was not received Hardware set when address matches the general call address. Hardware clear at the Stop detection. bit 8 ADD10: 10-Bit Address Status bit 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware set at the match of the 2nd byte of matched 10-bit address. Hardware clear at the Stop detection. bit 7 IWCOL: Write Collision Detect bit 1 = An attempt to write to the I2CxTRN register failed because the I2C module is busy 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). bit 6 I2COV: Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register was still holding the previous byte 0 = No overflow Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). bit 5 D/A: Data/Address bit (when operating as I2C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was the device address Hardware clear occurs at device address match. Hardware set after a transmission finishes or at reception of the slave byte. DS39940D-page 186  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED) bit 4 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware set or clear when Start, Repeated Start or Stop is detected. bit 3 S: Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop is detected. bit 2 R/W: Read/Write Information bit (when operating as I2C slave) 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I2C device address byte. bit 1 RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV. bit 0 TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.  2010 Microchip Technology Inc. DS39940D-page 187

PIC24FJ64GB004 FAMILY REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 — — — — — — AMSK9 AMSK8 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-10 Unimplemented: Read as ‘0’ bit 9-0 AMSK<9:0>: Mask for Address Bit x Select bits 1 = Enable masking for bit x of incoming message address; bit match not required in this position 0 = Disable masking for bit x; bit match required in this position DS39940D-page 188  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 17.0 UNIVERSAL ASYNCHRONOUS • Fully Integrated Baud Rate Generator with 16-Bit RECEIVER TRANSMITTER Prescaler • Baud Rates Ranging from 1Mbps to 15bps at (UART) 16MIPS Note: This data sheet summarizes the features • 4-Deep, First-In-First-Out (FIFO) Transmit Data of this group of PIC24F devices. It is not Buffer intended to be a comprehensive reference • 4-Deep FIFO Receive Data Buffer source. For more information, refer to the • Parity, Framing and Buffer Overrun Error Detection “PIC24F Family Reference Manual”, • Support for 9-Bit mode with Address Detect Section 21. “UART” (DS39708). (9th bit = 1) The Universal Asynchronous Receiver Transmitter • Transmit and Receive Interrupts (UART) module is one of the serial I/O modules available • Loopback mode for Diagnostic Support in the PIC24F device family. The UART is a full-duplex, • Support for Sync and Break Characters asynchronous system that can communicate with • Supports Automatic Baud Rate Detection peripheral devices, such as personal computers, • IrDA Encoder and Decoder Logic LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the • 16x Baud Clock Output for IrDA Support UxCTS and UxRTS pins, and also includes an IrDA® A simplified block diagram of the UART is shown in encoder and decoder. Figure17-1. The UART module consists of these key The primary features of the UART module are: important hardware elements: • Full-Duplex, 8 or 9-Bit Data Transmission through • Baud Rate Generator the UxTX and UxRX pins • Asynchronous Transmitter • Even, Odd or No Parity Options (for 8-bit data) • Asynchronous Receiver • One or Two Stop bits • Hardware Flow Control Option with UxCTS and UxRTS pins FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM Baud Rate Generator IrDA® Hardware Flow Control UxRTS/BCLKx UxCTS UARTx Receiver UxRX UARTx Transmitter UxTX Note: The UART inputs and outputs must all be assigned to available RPn pins before use. Please see Section10.4 “Peripheral Pin Select (PPS)” for more information.  2010 Microchip Technology Inc. DS39940D-page 189

PIC24FJ64GB004 FAMILY 17.1 UART Baud Rate Generator (BRG) The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG=0) and the minimum baud rate The UART module includes a dedicated 16-bit Baud possible is FCY/(16 * 65536). Rate Generator. The UxBRG register controls the Equation17-2 shows the formula for computation of period of a free-running, 16-bit timer. Equation17-1 the baud rate with BRGH = 1. shows the formula for computation of the baud rate with BRGH=0. EQUATION 17-2: UART BAUD RATE WITH EQUATION 17-1: UART BAUD RATE WITH BRGH = 1(1,2) BRGH = 0(1,2) FCY Baud Rate = FCY 4 • (UxBRG + 1) Baud Rate = 16 • (UxBRG + 1) FCY UxBRG = – 1 4 • Baud Rate UxBRG = FCY – 1 16 • Baud Rate Note 1: FCY denotes the instruction cycle clock frequency. Note 1: FCY denotes the instruction cycle clock 2: Based on FCY = FOSC/2, Doze mode frequency (FOSC/2). and PLL are disabled. 2: Based on FCY = FOSC/2, Doze mode and PLL are disabled. The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG=0) and the minimum baud rate possible Example17-1 shows the calculation of the baud rate is FCY/(4 * 65536). error for the following conditions: Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG • FCY = 4 MHz does not wait for a timer overflow before generating the • Desired Baud Rate = 9600 new baud rate. EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)(1) Desired Baud Rate = FCY/(16 (UxBRG + 1)) Solving for UxBRG Value: UxBRG = ((FCY/Desired Baud Rate)/16) – 1 UxBRG = ((4000000/9600)/16) – 1 UxBRG = 25 Calculated Baud Rate= 4000000/(16 (25 + 1)) = 9615 Error = (Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate = (9615 – 9600)/9600 = 0.16% Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled. DS39940D-page 190  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 17.2 Transmitting in 8-Bit Data Mode 17.5 Receiving in 8-Bit or 9-Bit Data Mode 1. Set up the UART: a) Write appropriate values for data, parity and 1. Set up the UART (as described in Section17.2 Stop bits. “Transmitting in 8-Bit Data Mode”). b) Write appropriate baud rate value to the 2. Enable the UART. UxBRG register. 3. A receive interrupt will be generated when one c) Set up transmit and receive interrupt enable or more data characters have been received as and priority bits. per interrupt control bit, URXISELx. 2. Enable the UART. 4. Read the OERR bit to determine if an overrun 3. Set the UTXEN bit (causes a transmit interrupt error has occurred. The OERR bit must be reset two cycles after being set). in software. 4. Write data byte to the lower byte of UxTXREG 5. Read UxRXREG. word. The value will be immediately transferred The act of reading the UxRXREG character will move to the Transmit Shift Register (TSR) and the the next character to the top of the receive FIFO, serial bit stream will start shifting out with the including a new set of PERR and FERR values. next rising edge of the baud clock. 5. Alternately, the data byte may be transferred 17.6 Operation of UxCTS and UxRTS while UTXEN=0 and then the user may set Control Pins UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will UARTx Clear to Send (UxCTS) and Request to Send start from a cleared state. (UxRTS) are the two hardware-controlled pins that are 6. A transmit interrupt will be generated as per associated with the UART module. These two pins interrupt control bit, UTXISELx. allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmis- 17.3 Transmitting in 9-Bit Data Mode sion and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE 1. Set up the UART (as described in Section17.2 register configure these pins. “Transmitting in 8-Bit Data Mode”). 2. Enable the UART. 17.7 Infrared Support 3. Set the UTXEN bit (causes a transmit interrupt). The UART module provides two types of infrared UART 4. Write UxTXREG as a 16-bit value only. support: one is the IrDA clock output to support the 5. A word write to UxTXREG triggers the transfer external IrDA encoder and decoder device (legacy of the 9-bit data to the TSR. The serial bit stream module support), and the other is the full implementa- will start shifting out with the first rising edge of tion of the IrDA encoder and decoder. Note that the baud clock. because the IrDA modes require a 16x baud clock, they 6. A transmit interrupt will be generated as per the will only work when the BRGH bit (UxMODE<3>) is ‘0’. setting of control bit, UTXISELx. 17.7.1 IRDA CLOCK OUTPUT FOR 17.4 Break and Sync Transmit EXTERNAL IRDA SUPPORT Sequence To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be The following sequence will send a message frame configured to generate the 16x baud clock. When header made up of a Break, followed by an Auto-Baud UEN<1:0> = 11, the BCLKx pin will output the 16x Sync byte. baud clock if the UART module is enabled. It can be 1. Configure the UART for the desired mode. used to support the IrDA codec chip. 2. Set UTXEN and UTXBRK to set up the Break 17.7.2 BUILT-IN IRDA ENCODER AND character. DECODER 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored). The UART has full implementation of the IrDA encoder 4. Write ‘55h’ to UxTXREG; this loads the Sync and decoder as part of the UART module. The built-in character into the transmit FIFO. IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled 5. After the Break has been sent, the UTXBRK bit (IREN = 1), the receive pin (UxRX) acts as the input is reset by hardware. The Sync character now from the infrared receiver. The transmit pin (UxTX) acts transmits. as the output to the infrared transmitter.  2010 Microchip Technology Inc. DS39940D-page 191

PIC24FJ64GB004 FAMILY REGISTER 17-1: UxMODE: UARTx MODE REGISTER R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 UARTEN(1) — USIDL IREN(2) RTSMD — UEN1 UEN0 bit 15 bit 8 R/W-0, HC R/W-0 R/W-0, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL bit 7 bit 0 Legend: HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 UARTEN: UARTx Enable bit(1) 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption is minimal bit 14 Unimplemented: Read as ‘0’ bit 13 USIDL: Stop in Idle Mode bit 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation in Idle mode bit 12 IREN: IrDA® Encoder and Decoder Enable bit(2) 1 = IrDA encoder and decoder enabled 0 = IrDA encoder and decoder disabled bit 11 RTSMD: Mode Selection for UxRTS Pin bit 1 = UxRTS pin in Simplex mode 0 = UxRTS pin in Flow Control mode bit 10 Unimplemented: Read as ‘0’ bit 9-8 UEN<1:0>: UARTx Enable bits 11 = UxTX, UxRX and BCLKx pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLKx pins controlled by port latches bit 7 WAKE: Wake-up on Start Bit Detect During Sleep Mode Enable bit 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = No wake-up enabled bit 6 LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode 0 = Loopback mode is disabled bit 5 ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h); cleared in hardware upon completion 0 = Baud rate measurement disabled or completed bit 4 RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is ‘0’ 0 = UxRX Idle state is ‘1’ Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 2: This feature is only available for the 16x BRG mode (BRGH=0). DS39940D-page 192  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 17-1: UxMODE: UARTx MODE REGISTER (CONTINUED) bit 3 BRGH: High Baud Rate Enable bit 1 = High-Speed mode (four BRG clock cycles per bit) 0 = Standard mode (16 BRG clock cycles per bit) bit 2-1 PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity bit 0 STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. 2: This feature is only available for the 16x BRG mode (BRGH=0).  2010 Microchip Technology Inc. DS39940D-page 193

PIC24FJ64GB004 FAMILY REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER R/W-0 R/W-0 R/W-0 U-0 R/W-0, HC R/W-0 R-0 R-1 UTXISEL1 UTXINV(1) UTXISEL0 — UTXBRK UTXEN(2) UTXBF TRMT bit 15 bit 8 R/W-0 R/W-0 R/W-0 R-1 R-0 R-0 R/C-0 R-0 URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA bit 7 bit 0 Legend: C = Clearable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) bit 14 UTXINV: IrDA® Encoder Transmit Polarity Inversion bit(1) IREN = 0: 1 = UxTX Idle ‘0’ 0 = UxTX Idle ‘1’ IREN = 1: 1 = UxTX Idle ‘1’ 0 = UxTX Idle ‘0’ bit 12 Unimplemented: Read as ‘0’ bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission – Start bit, followed by twelve ‘0’ bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed bit 10 UTXEN: Transmit Enable bit(2) 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and the buffer is reset; UxTX pin controlled by port bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full; at least one more character can be written bit 8 TRMT: Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN=1). 2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information. DS39940D-page 194  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED) bit 5 ADDEN: Address Character Detect bit (bit 8 of received data=1) 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Receiver is active bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected bit 1 OERR: Receive Buffer Overrun Error Status bit (clear/read-only) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (10 transition) will reset the receiver buffer and the RSR to the empty state bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN=1). 2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section10.4 “Peripheral Pin Select (PPS)” for more information.  2010 Microchip Technology Inc. DS39940D-page 195

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 196  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.0 UNIVERSAL SERIAL BUS WITH The USB OTG module can function as a USB periph- ON-THE-GO SUPPORT (USB eral device or as a USB host, and may dynamically switch between Device and Host modes under soft- OTG) ware control. In either mode, the same data paths and buffer descriptors are used for the transmission and Note: This data sheet summarizes the features reception of data. of this group of PIC24F devices. It is not intended to be a comprehensive reference In discussing USB operation, this section will use a source. For more information, refer to the controller-centric nomenclature for describing the direc- “PIC24F Family Reference Manual”, tion of the data transfer between the microcontroller and ”Section 27. USB On-The-Go (OTG)” the USB. Rx (Receive) will be used to describe transfers (DS39721). that move data from the USB to the microcontroller, and Tx (Transmit) will be used to describe transfers that PIC24FJ64GB004 family devices contain a full-speed move data from the microcontroller to the USB. and low-speed compatible, On-The-Go (OTG) USB Table18-1 shows the relationship between data Serial Interface Engine (SIE). The OTG capability direction in this nomenclature and the USB tokens allows the device to act either as a USB peripheral exchanged. device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to TABLE 18-1: CONTROLLER-CENTRIC dynamically switch from device to host operation using DATA DIRECTION FOR USB OTG’s Host Negotiation Protocol (HNP). HOST OR TARGET For more details on OTG operation, refer to the Direction “On-The-Go Supplement to the USB 2.0 Specification”, USB Mode published by the USB-IF. For more information on USB Rx Tx operation, refer to the “Universal Serial Bus Specification”, v2.0. Device OUT or SETUP IN The USB OTG module offers these features: Host IN OUT or SETUP • USB functionality in Device and Host modes, and This chapter presents the most basic operations OTG capabilities for application-controlled mode needed to implement USB OTG functionality in an switching application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the • 0.25% Accuracy using Internal Oscillator – No scope of this data sheet. It is assumed that the user External Crystal Required already has a basic understanding of USB architecture • Software-selectable module speeds of full speed and the latest version of the protocol. (12 Mbps) or low speed (1.5 Mbps, available in Host mode only) Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended • Support for all four USB transfer types: control, that application developers use an appropriate device interrupt, bulk and isochronous driver to implement all of the necessary features. • 16 bidirectional endpoints for a total of 32 unique Microchip provides a number of application-specific endpoints resources, such as USB firmware and driver support. • DMA interface for data RAM access Refer to www.microchip.com/usb for the latest • Queues up to sixteen unique endpoint transfers firmware and driver support. without servicing • Integrated on-chip USB transceiver, with support for off-chip transceivers via a digital interface • Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface • Configurations for on-chip bus pull-up and pull-down resistors A simplified block diagram of the USB OTG module is shown in Figure18-1.  2010 Microchip Technology Inc. DS39940D-page 197

PIC24FJ64GB004 FAMILY FIGURE 18-1: USB OTG MODULE BLOCK DIAGRAM Full-Speed Pull-up Host Pull-down 48 MHz USB Clock D+(1) Registers Transceiver and Control VUSB Interface Transceiver Power 3.3V D-(1) Host Pull-down USBID(1) USB SIE VMIO(1) VPIO(1) DMH(1) DPH(1) External Transceiver Interface DMLN(1) DPLN(1) RCV(1) System USBOEN(1) RAM VBUSON(1) SRP Charge USB VBUS Voltage Comparators SRP Discharge VCMPST1(1) VCMPST2(1) VBUSST(1) VBUS Boost VCPCON(1) Assist Note 1: Pins are multiplexed with digital I/O and other device features. DS39940D-page 198  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.1 Hardware Configuration To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled 18.1.1 DEVICE MODE until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose. 18.1.1.1 D+ Pull-up Resistor The application should never source any current onto PIC24FJ64GB004 family devices have a built-in 1.5k the 5V VBUS pin of the USB cable. resistor on the D+ line that is available when the micro- The Dual Power option with Self-Power Dominance controller in operating in device mode. This is used to (Figure18-5) allows the application to use internal signal an external Host that the device is operating in power primarily, but switch to power from the USB Full-Speed Device mode. It is engaged by setting the when no internal power is available. Dual Power USBEN bit (U1CON<0>). If the OTGEN bit devices must also meet all of the special requirements (U1OTGCON<2>) is set, then the D+ pull-up is enabled for inrush current and Suspend mode current through the DPPULUP bit (U1OTGCON<7>). previously described, and must not enable the USB Alternatively, an external resistor may be used on D+, module until VBUS is driven high. as shown in Figure18-2. FIGURE 18-3: BUS POWER ONLY FIGURE 18-2: EXTERNAL PULL-UP FOR 0-100k FULL-SPEED DEVICE Attach Sense VBUS MODE PIC®MCU ContrHoollestr/HUB V~B5UVS 3.3V VDD Low IQ Regulator VUSB VUSB VSS 1.5 k D+ D- FIGURE 18-4: SELF-POWER ONLY 0-100k Attach Sense VBUS VBUS ~5V 18.1.1.2 Power Modes VSELF VDD ~3.3V Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are: VUSB • Bus Power Only 100k VSS • Self-Power Only • Dual Power with Self-Power Dominance Bus Power Only mode (Figure18-3) is effectively the simplest method. All power for the application is drawn FIGURE 18-5: DUAL POWER EXAMPLE from the USB. To meet the inrush current requirements of the USB 2.0 0-100k Specification, the total effective capacitance appearing Attach Sense VBUS across VBUS and ground must be no more than 10F. 3.3V In the USB Suspend mode, devices must consume no VBUS VDD ~5V more than 2.5 mA from the 5V VBUS line of the USB Low IQ cable. During the USB Suspend mode, the D+ or D- Regulator VUSB pull-up resistor must remain active, which will consume 100k some of the allowed suspend current. VSELF VSS ~3.3V In Self-Power Only mode (Figure18-4), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.  2010 Microchip Technology Inc. DS39940D-page 199

PIC24FJ64GB004 FAMILY 18.1.2 HOST AND OTG MODES microcontroller is running below VBUS and is not able to source sufficient current, a separate power supply must 18.1.2.1 D+ and D- Pull-down Resistors be provided. PIC24FJ64GB004 family devices have built-in 15k When the application is always operating in Host mode, pull-down resistor on the D+ and D- lines. These are a simple circuit can be used to supply VBUS and regu- used in tandem to signal to the bus that the microcon- late current on the bus (Figure18-6). For OTG opera- troller is operating in Host mode. They are engaged by tion, it is necessary to be able to turn VBUS on or off as setting the HOSTEN bit (U1CON<3>). If the OTGEN bit needed, as the microcontroller switches between (U1OTGCON<2>) is set, then these pull-downs are Device and Host modes. A typical example using an enabled by setting the DPPULDWN and DMPULDWN external charge pump is shown in Figure18-7. bits (U1OTGCON<5:4>). 18.1.2.2 Power Configurations In Host mode, as well as Host mode in On-the-Go operation, the USB 2.0 specification requires that the Host application supply power on VBUS. Since the FIGURE 18-6: HOST INTERFACE EXAMPLE +5V +3.3V+3.3V PIC® Microcontroller Thermal Fuse VDD Polymer PTC VUSB 0.1 µF, 2 k 3.3V 150 µF A/D pin Micro A/B 2 k Connector VBUS VBUS D+ D+ D- D- ID ID GND VSS FIGURE 18-7: OTG INTERFACE EXAMPLE VDD PIC® Microcontroller MCP1253 GND VIN C+ SELECT 10 µF 1 µF C- SHND I/O VOUT PGOOD I/O Micro A/B 4.7 µF 40 k Connector VBUS VBUS D+ D+ D- D- ID ID GND VSS DS39940D-page 200  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.1.2.3 VBUS Voltage Generation with 18.1.3 USING AN EXTERNAL INTERFACE External Devices Some applications may require the USB interface to be When operating as a USB host, either as an A-device isolated from the rest of the system. PIC24FJ64GB004 in an OTG configuration or as an embedded host, VBUS family devices include a complete interface to commu- must be supplied to the attached device. nicate with and control an external USB transceiver, PIC24FJ64GB004 family devices have an internal including the control of data line pull-ups and VBUS boost assist to help generate the required 5V pull-downs. The VBUS voltage generation control circuit VBUS from the available voltages on the board. This is can also be configured for different VBUS generation comprised of a simple PWM output to control a topologies. switch-mode power supply, and built-in comparators to Please refer to the “PIC24F Family Reference Manual”, monitor output voltage and limit current. ”Section 27. USB On-The-Go (OTG)” for information To enable voltage generation: on using the external interface. 1. Verify that the USB module is powered 18.1.4 CALCULATING TRANSCEIVER (U1PWRC<0> = 1) and that the VBUS discharge POWER REQUIREMENTS is disabled (U1OTGCON<0> = 0). 2. Set the PWM period (U1PWMRRS<7:0>) and The USB transceiver consumes a variable amount of duty cycle (U1PWMRRS<15:8>) as required. current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply 3. Select the required polarity of the output signal voltage and the actual data patterns moving across the based on the configuration of the external circuit USB cable. Longer cables have larger capacitances with the PWMPOL bit (U1PWMCON<9>). and consume more total energy when switching output 4. Select the desired target voltage using the states. The total transceiver current consumption will VBUSCHG bit (U1OTGCON<1>). be application-specific. Equation18-1 can help 5. Enable the PWM counter by setting the CNTEN estimate how much current actually may be required in bit to ‘1’ (U1PWMCON<8>). Full-speed applications. 6. Enable the PWM module by setting the PWMEN Please refer to the “PIC24F Family Reference Manual”, bit to ‘1’ (U1PWMCON<15>). ”Section 27. USB On-The-Go (OTG)” for a complete 7. Enable the VBUS generation circuit discussion on transceiver power consumption. (U1OTGCON<3> = 1). Note: This section describes the general process for VBUS voltage generation and control. Please refer to the “PIC24F Family Reference Manual” for additional examples. EQUATION 18-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION (40 mA • VUSB • PZERO • PIN • LCABLE) IXCVR = + IPULLUP (3.3V • 5m) Legend: VUSB – Voltage applied to the VUSB pin in volts (3.0V to 3.6V). PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC® microcontroller that are a value of ‘0’. PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic. LCABLE – Length (in meters) of the USB cable. The USB 2.0 Specification requires that full-speed applications use cables no longer than 5m. IPULLUP – Current which the nominal, 1.5 k pull-up resistor (when enabled) must supply to the USB cable.  2010 Microchip Technology Inc. DS39940D-page 201

PIC24FJ64GB004 FAMILY 18.2 USB Buffer Descriptors and the Depending on the endpoint buffering configuration BDT used, there are up to 64 sets of buffer descriptors, for a total of 256 bytes. At a minimum, the BDT must be at Endpoint buffer control is handled through a structure least 8 bytes long. This is because the USB specifica- called the Buffer Descriptor Table (BDT). This provides tion mandates that every device must have Endpoint 0 a flexible method for users to construct and control with both input and output for initial setup. endpoint buffers of various lengths and configurations. Endpoint mapping in the BDT is dependent on three The BDT can be located in any available, 512-byte variables: aligned block of data RAM. The BDT Pointer • Endpoint number (0 to 15) (U1BDTP1) contains the upper address byte of the • Endpoint direction (Rx or Tx) BDT, and sets the location of the BDT in RAM. The user must set this pointer to indicate the table’s location. • Ping-pong settings (U1CNFG1<1:0>) The BDT is composed of Buffer Descriptors (BDs) Figure18-8 illustrates how these variables are used to which are used to define and control the actual buffers map endpoints in the BDT. in the USB RAM space. Each BD consists of two, 16-bit In Host mode, only Endpoint 0 buffer descriptors are “soft” (non-fixed-address) registers, BDnSTAT and used. All transfers utilize the Endpoint 0 buffer descriptor BDnADR, where n represents one of the 64 possible and Endpoint Control register (U1EP0). For received BDs (range of 0 to 63). BDnSTAT is the status register packets, the attached device’s source endpoint is for BDn, while BDnADR specifies the starting address indicated by the value of ENDPT3:ENDPT0 in the USB for the buffer associated with BDn. status register (U1STAT<7:4>). For transmitted packet, the attached device’s destination endpoint is indicated by the value written to the Token register (U1TOK). FIGURE 18-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES PPB<1:0>=00 PPB<1:0>=01 PPB<1:0>0=10 PPB<1:0>=11 No Ping-Pong Ping-Pong Buffer Ping-Pong Buffers Ping-Pong Buffers Buffers on EP0 OUT on all EPs on all other EPs except EP0 Total BDT Space: Total BDT Space: Total BDT Space: Total BDT Space: 128 bytes 132 bytes 256 bytes 248 bytes EP0 Rx EP0 Rx Even EP0 Rx Even EP0 Rx Descriptor Descriptor Descriptor Descriptor EP0 Tx EP0 Rx Odd EP0 Rx Odd EP0 Tx Descriptor Descriptor Descriptor Descriptor EP1 Rx EP0 Tx Even EP1 Rx Even Descriptor EP0 Tx Descriptor Descriptor Descriptor EP1 Tx EP0 Tx Odd EP1 Rx Odd Descriptor EP1 Rx Descriptor Descriptor Descriptor EP1 Rx Even EP1 Tx Even EP1 Tx Descriptor Descriptor Descriptor EP1 Rx Odd EP1 Tx Odd EP15 Tx Descriptor Descriptor Descriptor EP1 Tx Even EP15 Tx Descriptor Descriptor EP1 Tx Odd Descriptor EP15 Tx Odd EP15 Tx Odd Descriptor Descriptor Note: Memory area not shown to scale. DS39940D-page 202  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY BDs have a fixed relationship to a particular endpoint, The buffer descriptors have a different meaning based depending on the buffering configuration. Table18-2 on the source of the register update. Register18-1 and provides the mapping of BDs to endpoints. This rela- Register18-2 show the differences in BDnSTAT tionship also means that gaps may occur in the BDT if depending on its current “ownership”. endpoints are not enabled contiguously. This theoreti- When UOWN is set, the user can no longer depend on cally means that the BDs for disabled endpoints could the values that were written to the BDs. From this point, be used as buffer space. In practice, users should the USB module updates the BDs as necessary, over- avoid using such spaces in the BDT unless a method writing the original BD values. The BDnSTAT register is of validating BD addresses is implemented. updated by the SIE with the token PID and the transfer count is updated. 18.2.1 BUFFER OWNERSHIP Because the buffers and their BDs are shared between 18.2.2 DMA INTERFACE the CPU and the USB module, a simple semaphore The USB OTG module uses a dedicated DMA to mechanism is used to distinguish which is allowed to access both the BDT and the endpoint data buffers. update the BD and associated buffers in memory. This Since part of the address space of the DMA is dedi- is done by using the UOWN bit as a semaphore to cated to the Buffer Descriptors, a portion of the memory distinguish which is allowed to update the BD and connected to the DMA must comprise a contiguous associated buffers in memory. UOWN is the only bit address space properly mapped for the access by the that is shared between the two configurations of module. BDnSTAT. When UOWN is clear, the BD entry is “owned” by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are “owned” by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa. TABLE 18-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERINGMODES BDs Assigned to Endpoint Mode 3 Mode 0 Mode 1 Mode 2 Endpoint (Ping-Pong on all other EPs, (No Ping-Pong) (Ping-Pong on EP0 OUT) (Ping-Pong on all EPs) except EP0) Out In Out In Out In Out In 0 0 1 0 (E), 1 (O) 2 0 (E), 1 (O) 2 (E), 3 (O) 0 1 1 2 3 3 4 4 (E), 5 (O) 6 (E), 7 (O) 2 (E), 3 (O) 4 (E), 5 (O) 2 4 5 5 6 8 (E), 9 (O) 10 (E), 11 (O) 6 (E), 7 (O) 8 (E), 9 (O) 3 6 7 7 8 12 (E), 13 (O) 14 (E), 15 (O) 10 (E), 11 (O) 12 (E), 13 (O) 4 8 9 9 10 16 (E), 17 (O) 18 (E), 19 (O) 14 (E), 15 (O) 16 (E), 17 (O) 5 10 11 11 12 20 (E), 21 (O) 22 (E), 23 (O) 18 (E), 19 (O) 20 (E), 21 (O) 6 12 13 13 14 24 (E), 25 (O) 26 (E), 27 (O) 22 (E), 23 (O) 24 (E), 25 (O) 7 14 15 15 16 28 (E), 29 (O) 30 (E), 31 (O) 26 (E), 27 (O) 28 (E), 29 (O) 8 16 17 17 18 32 (E), 33 (O) 34 (E), 35 (O) 30 (E), 31 (O) 32 (E), 33 (O) 9 18 19 19 20 36 (E), 37 (O) 38 (E), 39 (O) 34 (E), 35 (O) 36 (E), 37 (O) 10 20 21 21 22 40 (E), 41 (O) 42 (E), 43 (O) 38 (E), 39 (O) 40 (E), 41 (O) 11 22 23 23 24 44 (E), 45 (O) 46 (E), 47 (O) 42 (E), 43 (O) 44 (E), 45 (O) 12 24 25 25 26 48 (E), 49 (O) 50 (E), 51 (O) 46 (E), 47 (O) 48 (E), 49 (O) 13 26 27 27 28 52 (E), 53 (O) 54 (E), 55 (O) 50 (E), 51 (O) 52 (E), 53 (O) 14 28 29 29 30 56 (E), 57 (O) 58 (E), 59 (O) 54 (E), 55 (O) 56 (E), 57 (O) 15 30 31 31 32 60 (E), 61 (O) 62 (E), 63 (O) 58 (E), 59 (O) 60 (E), 61 (O) Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer  2010 Microchip Technology Inc. DS39940D-page 203

PIC24FJ64GB004 FAMILY REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT) R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x UOWN DTS PID3 PID2 PID1 PID0 BC9 BC8 bit 15 bit 8 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 UOWN: USB Own bit 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer bit 14 DTS: Data Toggle Packet bit 1 = Data 1 packet 0 = Data 0 packet bit 13-10 PID<3:0>: Packet Identifier bits (written by the USB module) In Device mode: Represents the PID of the received token during the last transfer. In Host mode: Represents the last returned PID, or the transfer status indicator. bit 9-0 BC<9:0>: Byte Count This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received. DS39940D-page 204  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT) R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x UOWN DTS(1) 0 0 DTSEN BSTALL BC9 BC8 bit 15 bit 8 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 UOWN: USB Own bit 0 = The microcontroller core owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD. bit 14 DTS: Data Toggle Packet bit(1) 1 = Data 1 packet 0 = Data 0 packet bit 13-12 Reserved Function: Maintain as ‘0’ bit 11 DTSEN: Data Toggle Synchronization Enable bit 1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored 0 = No data toggle synchronization is performed bit 10 BSTALL: Buffer Stall Enable bit 1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake 0 = Buffer STALL disabled bit 9-0 BC<9:0>: Byte Count bits This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received. Note 1: This bit is ignored unless DTSEN=1.  2010 Microchip Technology Inc. DS39940D-page 205

PIC24FJ64GB004 FAMILY 18.3 USB Interrupts level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. The USB OTG module has many conditions that can An interrupt condition in any of these triggers a USB be configured to cause an interrupt. All interrupt Error Interrupt Flag (UERRIF) in the top level. sources use the same interrupt vector. Interrupts may be used to trap routine events in a USB Figure18-9 shows the interrupt logic for the USB mod- transaction. Figure18-10 provides some common ule. There are two layers of interrupt registers in the events within a USB frame and their corresponding USB module. The top level consists of overall USB interrupts. status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second FIGURE 18-9: USB OTG INTERRUPT FUNNEL Top Level (USB Status) Interrupts STALLIF STALLIE ATTACHIF ATTACHIE RESUMEIF RESUMEIE IDLEIF IDLEIE TRNIF TRNIE Second Level (USB Error) Interrupts SOFIF SOFIE BTSEF BTSEE URSTIF (DETACHIF) Set USB1IF DMAEF URSTIE (DETACHIE) DMAEE BTOEF BTOEE (UERRIF) DFN8EF UERRIE DFN8EE IDIF CRC16EF IDIE CRC16EE T1MSECIF CRC5EF (EOFEF) TIMSECIE CRC5EE (EOFEE) LSTATEIF PIDEF LSTATEIE PIDEE ACTVIF ACTVIE SESVDIF SESVDIE SESENDIF SESENDIE VBUSVDIF VBUSVDIE Top Level (USB OTG) Interrupts DS39940D-page 206  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.3.1 CLEARING USB OTG INTERRUPTS software by writing a ‘1’ to their locations (i.e., perform- ing a MOV type instruction). Writing a ‘0’ to a flag bit (i.e., Unlike device level interrupts, the USB OTG interrupt a BCLR instruction) has no effect. status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only Note: Throughout this data sheet, a bit that can bits. Additionally, these bits can only be cleared in only be cleared by writing a ‘1’ to its loca- tion is referred to as “Write ‘1’ to clear”. In register descriptions, this function is indicated by the descriptor “K”. FIGURE 18-10: EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS From Host From Host To Host SETUPToken Data ACK Set TRNIF USB Reset URSTIF From Host To Host From Host IN Token Data ACK Set TRNIF Start-of-Frame (SOF) SOFIF From Host From Host To Host OUT Token Empty Data ACK Set TRNIF Transaction Transaction Complete RESET SOF SETUP DATA STATUS SOF Differential Data Control Transfer(1) 1ms Frame Note 1: The control transfer shown here is only an example showing events that can occur for every transaction. Typical control transfers will spread across multiple frames. 18.4 Device Mode Operation 5. Enable the USB module by setting the USBEN bit (U1CON<0>). The following section describes how to perform a com- 6. Set the OTGEN bit (U1OTGCON<2>) to enable mon Device mode task. In Device mode, USB transfers OTG operation. are performed at the transfer level. The USB module 7. Enable the endpoint zero buffer to receive the automatically performs the status phase of the transfer. first setup packet by setting the EPRXEN and 18.4.1 ENABLING DEVICE MODE EPHSHK bits for Endpoint 0 (U1EP0<3,0>=1). 8. Power up the USB module by setting the 1. Reset the Ping-Pong Buffer Pointers by setting, USBPWR bit (U1PWRC<0>). then clearing, the Ping-Pong Buffer Reset bit PPBRST (U1CON<1>). 9. Enable the D+ pull-up resistor to signal an attach by setting DPPULUP (U1OTGCON<7>). 2. Disable all interrupts (U1IE and U1EIE = 00h). 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR. 4. Verify that VBUS is present (non OTG devices only).  2010 Microchip Technology Inc. DS39940D-page 207

PIC24FJ64GB004 FAMILY 18.4.2 RECEIVING AN IN TOKEN IN 18.5 Host Mode Operation DEVICE MODE The following sections describe how to perform common 1. Attach to a USB host and enumerate as described Host mode tasks. In Host mode, USB transfers are in Chapter 9 of the USB 2.0 specification. invoked explicitly by the host software. The host soft- 2. Create a data buffer, and populate it with the ware is responsible for the Acknowledge portion of the data to send to the host. transfer. Also, all transfers are performed using the 3. In the appropriate (EVEN or ODD) Tx BD for the Endpoint 0 control register (U1EP0) and buffer desired endpoint: descriptors. a) Set up the status register (BDnSTAT) with 18.5.1 ENABLE HOST MODE AND the correct data toggle (DATA0/1) value and DISCOVER A CONNECTED DEVICE the byte count of the data buffer. b) Set up the address register (BDnADR) with 1. Enable Host mode by setting the HOSTEN bit the starting address of the data buffer. (U1CON<3>). This causes the Host mode control bits in other USB OTG registers to c) Set the UOWN bit of the status register to become available. ‘1’. 2. Enable the D+ and D- pull-down resistors by set- 4. When the USB module receives an IN token, it ting DPPULDWN and DMPULDWN automatically transmits the data in the buffer. (U1OTGCON<5:4>). Disable the D+ and D- Upon completion, the module updates the status pull-up resistors by clearing DPPULUP and register (BDnSTAT) and sets the Transfer DMPULUP (U1OTGCON<7:6>). Complete Interrupt Flag, TRNIF (U1IR<3>). 3. At this point, SOF generation begins with the 18.4.3 RECEIVING AN OUT TOKEN IN SOF counter loaded with 12,000. Eliminate DEVICE MODE noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-of-Frame packet 1. Attach to a USB host and enumerate as described generation. in Chapter 9 of the USB 2.0 specification. 4. Enable the device attached interrupt by setting 2. Create a data buffer with the amount of data you ATTACHIE (U1IE<6>). are expecting from the host. 5. Wait for the device attached interrupt 3. In the appropriate (EVEN or ODD) Tx BD for the (U1IR<6> = 1). This is signaled by the USB desired endpoint: device changing the state of D+ or D- from ‘0’ a) Set up the status register (BDnSTAT) with to ‘1’ (SE0 to J state). After it occurs, wait the correct data toggle (DATA0/1) value and 100ms for the device power to stabilize. the byte count of the data buffer. 6. Check the state of the JSTATE and SE0 bits in b) Set up the address register (BDnADR) with U1CON. If the JSTATE bit (U1CON<7>) is ‘0’, the starting address of the data buffer. the connecting device is low speed. If the con- c) Set the UOWN bit of the status register to necting device is low speed, set the low ‘1’. LSPDEN and LSPD bits (U1ADDR<7> and 4. When the USB module receives an OUT token, U1EP0<7>) to enable low-speed operation. it automatically receives the data sent by the 7. Reset the USB device by setting the USBRST host to the buffer. Upon completion, the module bit (U1CON<4>) for at least 50ms, sending updates the status register (BDnSTAT) and sets Reset signaling on the bus. After 50ms, the Transfer Complete Interrupt Flag, TRNIF terminate the Reset by clearing USBRST. (U1IR<3>). 8. To keep the connected device from going into suspend, enable SOF packet generation to keep by setting the SOFEN bit. 9. Wait 10ms for the device to recover from Reset. 10. Perform enumeration as described by Chapter 9 of the USB 2.0 specification. DS39940D-page 208  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.5.2 COMPLETE A CONTROL 8. Initialize the current (EVEN or ODD) Rx or Tx TRANSACTION TO A CONNECTED (Rx for IN, Tx for OUT) EP0 BD to transfer the DEVICE data: a) Write C040h to BD0STAT. This sets the 1. Follow the procedure described in UOWN, configures Data Toggle (DTS) to Section18.5.1 “Enable Host Mode and Dis- DATA1, and sets the byte count to the cover a Connected Device” to discover a length of the data buffer (64 or 40h, in this device. case). 2. Set up the Endpoint Control register for b) Set BD0ADR to the starting address of the bidirectional control transfers by writing 0Dh to data buffer. U1EP0 (this sets the EPCONDIS, EPTXEN, and EPHSHK bits). 9. Write the token register with the appropriate IN or OUT token to Endpoint 0, the target device’s 3. Place a copy of the device framework setup default control pipe (e.g., write 90h to U1TOK for command in a memory buffer. See Chapter 9 of an IN token for a GET DEVICE DESCRIPTOR the USB 2.0 specification for information on the command). This initiates an IN token on the bus device framework command set. followed by a data packet from the device to the 4. Initialize the buffer descriptor (BD) for the host. When the data packet completes, the current (EVEN or ODD) Tx EP0, to transfer the BD0STAT is written and a transfer done interrupt eight bytes of command data for a device is asserted (the TRNIF flag is set). For control framework command (i.e., a GET DEVICE transfers with a single packet data phase, this DESCRIPTOR): completes the data phase of the setup transac- a) Set the BD data buffer address (BD0ADR) tion as referenced in Chapter 9 of the USB to the starting address of the 8-byte specification. If more data needs to be memory buffer containing the command. transferred, return to step 8. b) Write 8008h to BD0STAT (this sets the 10. To initiate the status phase of the setup transac- UOWN bit, and sets a byte count of 8). tion, set up a buffer in memory to receive or send 5. Set the USB device address of the target device the zero length status phase data packet. in the address register (U1ADDR<6:0>). After a 11. Initialize the current (even or odd) Tx EP0 BD to USB bus Reset, the device USB address will be transfer the status data: zero. After enumeration, it will be set to another a) Set the BDT buffer address field to the start value between 1 and 127. address of the data buffer 6. Write D0h to U1TOK; this is a SETUP token to b) Write 8000h to BD0STAT (set UOWN bit, Endpoint 0, the target device’s default control configure DTS to DATA0, and set byte pipe. This initiates a SETUP token on the bus, fol- count to 0). lowed by a data packet. The device handshake is 12. Write the Token register with the appropriate IN or returned in the PID field of BD0STAT after the OUT token to Endpoint 0, the target device’s packets are complete. When the USB module default control pipe (e.g., write 01h to U1TOK for updates BD0STAT, a transfer done interrupt is an OUT token for a GET DEVICE DESCRIPTOR asserted (the TRNIF flag is set). This completes command). This initiates an OUT token on the the setup phase of the setup transaction as bus followed by a zero length data packet from referenced in Chapter 9 of the USB specification. the host to the device. When the data packet 7. To initiate the data phase of the setup transac- completes, the BD is updated with the handshake tion (i.e., get the data for the GET DEVICE from the device, and a transfer done interrupt is DESCRIPTOR command), set up a buffer in asserted (the TRNIF flag is set). This completes memory to store the received data. the status phase of the setup transaction as described in Chapter 9 of the USB specification. Note: Only one control transaction can be performed per frame.  2010 Microchip Technology Inc. DS39940D-page 209

PIC24FJ64GB004 FAMILY 18.5.3 SEND A FULL-SPEED BULK DATA 18.6 OTG Operation TRANSFER TO A TARGET DEVICE 18.6.1 SESSION REQUEST PROTOCOL 1. Follow the procedure described in Section18.5.1 (SRP) “Enable Host Mode and Discover a Connected Device” and Section18.5.2 “Complete a Con- An OTG A-device may decide to power down the VBUS trol Transaction to a Connected Device” to supply when it is not using the USB link through the Ses- discover and configure a device. sion Request Protocol (SRP). Software may do this by 2. To enable transmit and receive transfers with clearing VBUSON (U1OTGCON<3>). When the VBUS handshaking enabled, write 1Dh to U1EP0. If supply is powered down, the A-device is said to have the target device is a low-speed device, also set ended a USB session. the LSPD bit (U1EP0<7>). If you want the hard- An OTG A-device or Embedded Host may re-power the ware to automatically retry indefinitely if the VBUS supply at any time (initiate a new session). An target device asserts a NAK on the transfer, OTG B-device may also request that the OTG A-device clear the Retry Disable bit, RETRYDIS re-power the VBUS supply (initiate a new session). This (U1EP0<6>). is accomplished via Session Request Protocol (SRP). 3. Set up the BD for the current (EVEN or ODD) Tx Prior to requesting a new session, the B-device must EP0 to transfer up to 64 bytes. first check that the previous session has definitely 4. Set the USB device address of the target device ended. To do this, the B-device must check for two in the address register (U1ADDR<6:0>). conditions: 5. Write an OUT token to the desired endpoint to 1. VBUS supply is below the Session Valid voltage, and U1TOK. This triggers the module’s transmit 2. Both D+ and D- have been low for at least 2ms. state machines to begin transmitting the token and the data. The B-device will be notified of condition 1 by the 6. Wait for the Transfer Done Interrupt Flag, SESENDIF (U1OTGIR<2>) interrupt. Software will TRNIF. This indicates that the BD has been have to manually check for condition 2. released back to the microprocessor, and the Note: When the A-device powers down the VBUS transfer has completed. If the retry disable bit is supply, the B-device must disconnect its set, the handshake (ACK, NAK, STALL or pull-up resistor from power. If the device is ERROR (0Fh)) is returned in the BD PID field. If self-powered, it can do this by clearing a STALL interrupt occurs, the pending packet DPPULUP (U1OTGCON<7>) and must be dequeued and the error condition in the DMPULUP (U1OTGCON<6>). target device cleared. If a detach interrupt occurs (SE0 for more than 2.5s), then the The B-device may aid in achieving condition 1 by dis- target has detached (U1IR<0> is set). charging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>). 7. Once the transfer done interrupt occurs (TRNIF is set), the BD can be examined and the next After these initial conditions are met, the B-device may data packet queued by returning to step 2. begin requesting the new session. The B-device begins by pulsing the D+ data line. Software should do this by Note: USB speed, transceiver and pull-ups setting DPPULUP (U1OTGCON<7>). The data line should only be configured during the should be held high for 5 to 10ms. module setup phase. It is not recom- mended to change these settings while the module is enabled. DS39940D-page 210  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY The B-device then proceeds by pulsing the VBUS DPPULUP and DMPULUP. When the A-device detects supply. Software should do this by setting PUVBUS the disconnect condition (via the URSTIF (U1IR<0>) (U1CNFG2<4>). When an A-device detects SRP sig- interrupt), the A-device may allow the B-device to take naling (either via the ATTACHIF (U1IR<6>) interrupt or over as Host. The A-device does this by signaling con- via the SESVDIF (U1OTGIR<3>) interrupt), the nect as a full-speed function. Software may accomplish A-device must restore the VBUS supply by either setting this by setting DPPULUP. VBUSON (U1OTGCON<3>), or by setting the I/O port If the A-device responds instead with resume signaling, controlling the external power source. the A-device remains as host. When the B-device The B-device should not monitor the state of the VBUS detects the connect condition (via ATTACHIF supply while performing VBUS supply pulsing. When the (U1IR<6>), the B-device becomes host. The B-device B-device does detect that the VBUS supply has been drives Reset signaling prior to using the bus. restored (via the SESVDIF (U1OTGIR<3>) interrupt), When the B-device has finished in its role as Host, it the B-device must re-connect to the USB link by pulling stops all bus activity and turns on its D+ pull-up resistor up D+ or D- (via the DPPULUP or DMPULUP). by setting DPPULUP. When the A-device detects a The A-device must complete the SRP by driving USB suspend condition (Idle for 3ms), the A-device turns off Reset signaling. its D+ pull-up. The A-device may also power-down VBUS supply to end the session. When the A-device 18.6.2 HOST NEGOTIATION PROTOCOL detects the connect condition (via ATTACHIF), the (HNP) A-device resumes host operation, and drives Reset signaling. In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a 18.6.3 EXTERNAL VBUS COMPARATORS peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP). The external VBUS comparator option is enabled by setting the UVCMPDIS bit (U1CNFG2<1>). This dis- HNP allows an OTG B-device to temporarily become ables the internal VBUS comparators, removing the the USB host. The A-device must first enable the need to attach VBUS to the microcontroller’s VBUS pin. B-device to follow HNP. Refer to the On-The-Go Supplement to the USB 2.0 Specification for more The external comparator interface uses either the information regarding HNP. HNP may only be initiated VCMPST1 and VCMPST2 pins, or the VBUSVLD, at full speed. SESSVLD and SESSEND pins, based upon the setting of the UVCMPSEL bit (U1CNFG2<5>). These pins are After being enabled for HNP by the A-device, the digital inputs and should be set in the following patterns B-device requests being the host any time that the USB (see Table18-3), based on the current level of the link is in Suspend state, by simply indicating a discon- VBUS voltage. nect. This can be done in software by clearing TABLE 18-3: EXTERNAL VBUS COMPARATOR STATES If UVCMPSEL = 0 VCMPST1 VCMPST2 Bus Condition 0 0 VBUS < VB_SESS_END 1 0 VB_SESS_END < VBUS < VA_SESS_VLD 0 1 VA_SESS_VLD < VBUS < VA_VBUS_VLD 1 1 VBUS > VVBUS_VLD If UVCMPSEL = 1 VBUSVLD SESSVLD SESSEND Bus Condition 0 0 1 VBUS < VB_SESS_END 0 0 0 VB_SESS_END < VBUS < VA_SESS_VLD 0 1 0 VA_SESS_VLD < VBUS < VA_VBUS_VLD 1 1 0 VBUS > VVBUS_VLD  2010 Microchip Technology Inc. DS39940D-page 211

PIC24FJ64GB004 FAMILY 18.7 USB OTG Module Registers Registers described in the following sections are those that have bits with specific control and configuration There are a total of 37 memory mapped registers asso- features. The following registers are used for data or ciated with the USB OTG module. They can be divided address values only: into four general categories: • U1BDTP1: Specifies the 256-word page in data • USB OTG Module Control (12) RAM used for the BDT; 8-bit value with bit 0 fixed • USB Interrupt (7) as ‘0’ for boundary alignment • USB Endpoint Management (16) • U1FRML and U1FRMH: Contains the 11-bit byte • USB VBUS Power Control (2) counter for the current data frame This total does not include the (up to) 128 BD registers • U1PWMRRS: Contains the 8-bit value for PWM in the BDT. Their prototypes, described in duty cycle (bits<15:8>) and PWM period Register18-1 and Register18-2, are shown separately (bits<7:0>) for the VBUS boost assist PWM module. in Section18.2 “USB Buffer Descriptors and the BDT”. With the exception U1PWMCON and U1PWMRRS, all USB OTG registers are implemented in the Least Sig- nificant Byte of the register. Bits in the upper byte are unimplemented, and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes. DS39940D-page 212  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.7.1 USB OTG MODULE CONTROL REGISTERS REGISTER 18-3: U1OTGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R-0, HSC U-0 R-0, HSC U-0 R-0, HSC R-0, HSC U-0 R-0, HSC ID — LSTATE — SESVD SESEND — VBUSVD bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 ID: ID Pin State Indicator bit 1 = No plug is attached, or a type B cable has been plugged into the USB receptacle 0 = A type A plug has been plugged into the USB receptacle bit 6 Unimplemented: Read as ‘0’ bit 5 LSTATE: Line State Stable Indicator bit 1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1ms 0 = The USB line state has NOT been stable for the previous 1ms bit 4 Unimplemented: Read as ‘0’ bit 3 SESVD: Session Valid Indicator bit 1 = The VBUS voltage is above VA_SESS_VLD (as defined in the USB OTG Specification) on the A or B-device 0 = The VBUS voltage is below VA_SESS_VLD on the A or B-device bit 2 SESEND: B-Session End Indicator bit 1 = The VBUS voltage is below VB_SESS_END (as defined in the USB OTG Specification) on the B-device 0 = The VBUS voltage is above VB_SESS_END on the B-device bit 1 Unimplemented: Read as ‘0’ bit 0 VBUSVD: A-VBUS Valid Indicator bit 1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the USB OTG Specification) on the A-device 0 = The VBUS voltage is below VA_VBUS_VLD on the A-device  2010 Microchip Technology Inc. DS39940D-page 213

PIC24FJ64GB004 FAMILY REGISTER 18-4: U1OTGCON: USB ON-THE-GO CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DPPULUP DMPULUP DPPULDWN(1) DMPULDWN(1) VBUSON(1) OTGEN(1) VBUSCHG(1) VBUSDIS(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 DPPULUP: D+ Pull-Up Enable bit 1 = D+ data line pull-up resistor is enabled 0 = D+ data line pull-up resistor is disabled bit 6 DMPULUP: D- Pull-Up Enable bit 1 = D- data line pull-up resistor is enabled 0 = D- data line pull-up resistor is disabled bit 5 DPPULDWN: D+ Pull-Down Enable bit(1) 1 = D+ data line pull-down resistor is enabled 0 = D+ data line pull-down resistor is disabled bit 4 DMPULDWN: D- Pull-Down Enable bit(1) 1 = D- data line pull-down resistor is enabled 0 = D- data line pull-down resistor is disabled bit 3 VBUSON: VBUS Power-on bit(1) 1 = VBUS line is powered 0 = VBUS line is not powered bit 2 OTGEN: OTG Features Enable bit(1) 1 = USB OTG is enabled; all D+/D- pull-ups and pull-downs bits are enabled 0 = USB OTG is disabled; D+/D- pull-ups and pull-downs are controlled in hardware by the settings of the HOSTEN and USBEN bits (U1CON<3,0>) bit 1 VBUSCHG: VBUS Charge Select bit(1) 1 = VBUS line is set to charge to 3.3V 0 = VBUS line is set to charge to 5V bit 0 VBUSDIS: VBUS Discharge Enable bit(1) 1 = VBUS line is discharged through a resistor 0 = VBUS line is not discharged Note 1: These bits are only used in Host mode; do not use in Device mode. DS39940D-page 214  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-5: U1PWRC: USB POWER CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0, HS U-0 U-0 R/W-0 U-0 U-0 R/W-0, HC R/W-0 UACTPND — — USLPGRD — — USUSPND USBPWR bit 7 bit 0 Legend: HS = Hardware Settable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 UACTPND: USB Activity Pending bit 1 = Module should not be suspended at the moment (requires USLPGRD bit to be set) 0 = Module may be suspended or powered down bit 6-5 Unimplemented: Read as ‘0’ bit 4 USLPGRD: Sleep/Suspend Guard bit 1 = Indicate to the USB module that it is about to be suspended or powered down 0 = No suspend bit 3-2 Unimplemented: Read as ‘0’ bit 1 USUSPND: USB Suspend Mode Enable bit 1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state 0 = Normal USB OTG operation bit 0 USBPWR: USB Operation Enable bit 1 = USB OTG module is enabled 0 = USB OTG module is disabled(1) Note 1: Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.  2010 Microchip Technology Inc. DS39940D-page 215

PIC24FJ64GB004 FAMILY REGISTER 18-6: U1STAT: USB STATUS REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC U-0 U-0 ENDPT3 ENDPT2 ENDPT1 ENDPT0 DIR PPBI(1) — — bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7-4 ENDPT<3:0>: Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer). 1111 =Endpoint 15 1110 =Endpoint 14 .... 0001 =Endpoint 1 0000 =Endpoint 0 bit 3 DIR: Last BD Direction Indicator bit 1 = The last transaction was a transmit transfer (Tx) 0 = The last transaction was a receive transfer (Rx) bit 2 PPBI: Ping-Pong BD Pointer Indicator bit(1) 1 = The last transaction was to the ODD BD bank 0 = The last transaction was to the EVEN BD bank bit 1-0 Unimplemented: Read as ‘0’ Note 1: This bit is only valid for endpoints with available EVEN and ODD BD registers. DS39940D-page 216  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-7: U1CON: USB CONTROL REGISTER (DEVICE MODE) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 R-x, HSC R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — SE0 PKTDIS — HOSTEN RESUME PPBRST USBEN bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-7 Unimplemented: Read as ‘0’ bit 6 SE0: Live Single-Ended Zero Flag bit 1 = Single-ended zero is active on the USB bus 0 = No single-ended zero is detected bit 5 PKTDIS: Packet Transfer Disable bit 1 = SIE token and packet processing are disabled; automatically set when a SETUP token is received 0 = SIE token and packet processing are enabled bit 4 Unimplemented: Read as ‘0’ bit 3 HOSTEN: Host Mode Enable bit 1 = USB host capability is enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability is disabled bit 2 RESUME: Resume Signaling Enable bit 1 = Resume signaling is activated 0 = Resume signaling is disabled bit 1 PPBRST: Ping-Pong Buffers Reset bit 1 = Reset all Ping-Pong Buffer Pointers to the EVEN BD banks 0 = Ping-Pong Buffer Pointers are not reset bit 0 USBEN: USB Module Enable bit 1 = USB module and supporting circuitry are enabled (device attached); D+ pull-up is activated in hard- ware 0 = USB module and supporting circuitry are disabled (device detached)  2010 Microchip Technology Inc. DS39940D-page 217

PIC24FJ64GB004 FAMILY REGISTER 18-8: U1CON: USB CONTROL REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R-x, HSC R-x, HSC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 JSTATE SE0 TOKBUSY USBRST HOSTEN RESUME PPBRST SOFEN bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 JSTATE: Live Differential Receiver J State Flag bit 1 = J state (differential ‘0’ in low speed, differential ‘1’ in full speed) is detected on the USB 0 = No J state was detected bit 6 SE0: Live Single-Ended Zero Flag bit 1 = Single-ended zero is active on the USB bus 0 = No single-ended zero is detected bit 5 TOKBUSY: Token Busy Status bit 1 = Token is being executed by the USB module in On-The-Go state 0 = No token is being executed bit 4 USBRST: Module Reset bit 1 = USB Reset has been generated; for software Reset, application must set this bit for 50ms, then clear it 0 = USB Reset is terminated bit 3 HOSTEN: Host Mode Enable bit 1 = USB host capability is enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability is disabled bit 2 RESUME: Resume Signaling Enable bit 1 = Resume signaling activated; software must set bit for 10ms and then clear to enable remote wake-up 0 = Resume signaling disabled bit 1 PPBRST: Ping-Pong Buffers Reset bit 1 = Reset all Ping-Pong Buffer Pointers to the EVEN BD banks 0 = Ping-Pong Buffer Pointers are not reset bit 0 SOFEN: Start-of-Frame Enable bit 1 = Start-of-Frame token is sent every one 1 millisecond 0 = Start-of-Frame token is disabled DS39940D-page 218  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-9: U1ADDR: USB ADDRESS REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 LSPDEN(1) ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 LSPDEN: Low-Speed Enable Indicator bit(1) 1 = USB module operates at low speed 0 = USB module operates at full speed bit 6-0 ADDR<6:0>: USB Device Address bits Note 1: Host mode only. In Device mode, this bit is unimplemented and read as ‘0’. REGISTER 18-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PID3 PID2 PID1 PID0 EP3 EP2 EP1 EP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7-4 PID<3:0>: Token Type Identifier bits 1101 = SETUP (TX) token type transaction(1) 1001 = IN (RX) token type transaction(1) 0001 = OUT (TX) token type transaction(1) bit 3-0 EP<3:0>: Token Command Endpoint Address bits This value must specify a valid endpoint on the attached device. Note 1: All other combinations are reserved and are not to be used.  2010 Microchip Technology Inc. DS39940D-page 219

PIC24FJ64GB004 FAMILY REGISTER 18-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CNT7 CNT6 CNT5 CNT4 CNT3 CNT2 CNT1 CNT0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7-0 CNT<7:0>: Start-of-Frame Size bits; Value represents 10 + (packet size of n bytes). For example: 0100 1010 = 64-byte packet 0010 1010 = 32-byte packet 0001 0010 = 8-byte packet REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0 UTEYE UOEMON(1) — USBSIDL — — PPB1 PPB0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 UTEYE: USB Eye Pattern Test Enable bit 1 = Eye pattern test is enabled 0 = Eye pattern test is disabled bit 6 UOEMON: USB OE Monitor Enable bit(1) 1 = OE signal is active; it indicates the intervals during which the D+/D- lines are driving 0 = OE signal is inactive bit 5 Unimplemented: Read as ‘0’ bit 4 USBSIDL: USB OTG Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 3-2 Unimplemented: Read as ‘0’ Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set. DS39940D-page 220  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1 (CONTINUED) bit 1-0 PPB<1:0>: Ping-Pong Buffers Configuration bit 11 = EVEN/ODD ping-pong buffers are enabled for Endpoints 1 to 15 10 = EVEN/ODD ping-pong buffers are enabled for all endpoints 01 = EVEN/ODD ping-pong buffers are enabled for OUT Endpoint 0 00 = EVEN/ODD ping-pong are buffers are disabled Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set. REGISTER 18-13: U1CNFG2: USB CONFIGURATION REGISTER 2 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — UVCMPSEL PUVBUS EXTI2CEN UVBUSDIS(1) UVCMPDIS(1) UTRDIS(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as ‘0’ bit 5 UVCMPSEL: External Comparator Input Mode Select bit (see Table18-3) When UVCMPDIS is set: 1 = Use 3 pin input for external comparators 0 = Use 2 pin input for external comparators bit 4 PUVBUS: VBUS Pull-up Enable bit 1 = Pull-up on VBUS pin is enabled 0 = Pull-up on VBUS pin is disabled bit 3 EXTI2CEN: I2C™ Interface For External Module Control Enable bit 1 = External module(s) is controlled via I2C interface 0 = External module(s) is controlled via dedicated pins bit 2 UVBUSDIS: On-Chip 5V Boost Regulator Builder Disable bit(1) 1 = On-chip boost regulator builder is disabled; digital output control interface is enabled 0 = On-chip boost regulator builder is active bit 1 UVCMPDIS: On-Chip VBUS Comparator Disable bit(1) 1 = On-chip charge VBUS comparator is disabled; digital input status interface is enabled 0 = On-chip charge VBUS comparator is active bit 0 UTRDIS: On-Chip Transceiver Disable bit(1) 1 = On-chip transceiver is disabled; digital transceiver interface is enabled 0 = On-chip transceiver is active Note 1: Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).  2010 Microchip Technology Inc. DS39940D-page 221

PIC24FJ64GB004 FAMILY 18.7.2 USB INTERRUPT REGISTERS REGISTER 18-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS U-0 R/K-0, HS IDIF T1MSECIF LSTATEIF ACTVIF SESVDIF SESENDIF — VBUSVDIF bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit K = Write ‘1’ to clear bit HS = Hardware Settable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 IDIF: ID State Change Indicator bit 1 = Change in ID state is detected 0 = No ID state change bit 6 T1MSECIF: 1 Millisecond Timer bit 1 = The 1 millisecond timer has expired 0 = The 1 millisecond timer has not expired bit 5 LSTATEIF: Line State Stable Indicator bit 1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1ms, but different from last time 0 = USB line state has not been stable for 1ms bit 4 ACTVIF: Bus Activity Indicator bit 1 = Activity on the D+/D- lines or VBUS is detected 0 = No activity on the D+/D- lines or VBUS is detected bit 3 SESVDIF: Session Valid Change Indicator bit 1 = VBUS has crossed VA_SESS_END (as defined in the USB OTG Specification)(1) 0 = VBUS has not crossed VA_SESS_END bit 2 SESENDIF: B-Device VBUS Change Indicator bit 1 = VBUS change on B-device is detected; VBUS has crossed VB_SESS_END (as defined in the USB OTG Specification)(1) 0 = VBUS has not crossed VA_SESS_END bit 1 Unimplemented: Read as ‘0’ bit 0 VBUSVDIF A-Device VBUS Change Indicator bit 1 = VBUS change on A-device is detected; VBUS has crossed VA_VBUS_VLD (as defined in the USB OTG Specification)(1) 0 = No VBUS change on A-device is detected Note 1: VBUS threshold crossings may be either rising or falling. Note: Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared. DS39940D-page 222  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 IDIE T1MSECIE LSTATEIE ACTVIE SESVDIE SESENDIE — VBUSVDIE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 IDIE: ID Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 5 LSTATEIE: Line State Stable Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 4 ACTVIE: Bus Activity Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 SESVDIE: Session Valid Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 2 SESENDIE: B-Device Session End Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 1 Unimplemented: Read as ‘0’ bit 0 VBUSVDIE: A-Device VBUS Valid Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled  2010 Microchip Technology Inc. DS39940D-page 223

PIC24FJ64GB004 FAMILY REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/K-0, HS U-0 R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R-0 R/K-0, HS STALLIF — RESUMEIF IDLEIF TRNIF SOFIF UERRIF URSTIF bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit K = Write ‘1’ to clear bit HS = Hardware Settable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 STALLIF: STALL Handshake Interrupt bit 1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent bit 6 Unimplemented: Read as ‘0’ bit 5 RESUMEIF: Resume Interrupt bit 1 = A K-state was observed on the D+ or D- pin for 2.5 s (differential ‘1’ for low speed, differential ‘0’ for full speed) 0 = No K-state was observed bit 4 IDLEIF: Idle Detect Interrupt bit 1 = Idle condition was detected (constant Idle state of 3ms or more) 0 = No Idle condition was detected bit 3 TRNIF: Token Processing Complete Interrupt bit 1 = Processing of current token was complete; read U1STAT register for endpoint information 0 = Processing of current token was not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance) bit 2 SOFIF: Start-of-Frame Token Interrupt bit 1 = A Start-of-Frame token received by the peripheral or the Start-of-Frame threshold was reached by the host 0 = No Start-of-Frame token was received or threshold reached bit 1 UERRIF: USB Error Condition Interrupt bit (read-only) 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred bit 0 URSTIF: USB Reset Interrupt bit 1 = Valid USB Reset has occurred for at least 2.5s; Reset state must be cleared before this bit can be reasserted 0 = No USB Reset has occurred. Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise oper- ations to write to a single bit position will cause all set bits at the moment of the write to become cleared. Note: Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared. DS39940D-page 224  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R-0 R/K-0, HS STALLIF ATTACHIF RESUMEIF IDLEIF TRNIF SOFIF UERRIF DETACHIF bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit K = Write ‘1’ to clear bit HS = Hardware Settable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 STALLIF: STALL Handshake Interrupt bit 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent bit 6 ATTACHIF: Peripheral Attach Interrupt bit 1 = A peripheral attachment has been detected by the module; set if the bus state is not SE0 and there has been no bus activity for 2.5s 0 = No peripheral attachment is detected bit 5 RESUMEIF: Resume Interrupt bit 1 = A K-state is observed on the D+ or D- pin for 2.5 s (differential ‘1’ for low speed, differential ‘0’ for full speed) 0 = No K-state is observed bit 4 IDLEIF: Idle Detect Interrupt bit 1 = Idle condition is detected (constant Idle state of 3ms or more) 0 = No Idle condition is detected bit 3 TRNIF: Token Processing Complete Interrupt bit 1 = Processing of current token is complete; read U1STAT register for endpoint information 0 = Processing of current token is not complete; clear U1STAT register or load next token from U1STAT bit 2 SOFIF: Start-of-Frame Token Interrupt bit 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold reached by the host 0 = No Start-of-Frame token is received or threshold reached bit 1 UERRIF: USB Error Condition Interrupt bit 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred bit 0 DETACHIF: Detach Interrupt bit 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be reasserted 0 = No peripheral detachment detected. Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bit- wise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared. Note: Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.  2010 Microchip Technology Inc. DS39940D-page 225

PIC24FJ64GB004 FAMILY REGISTER 18-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 STALLIE ATTACHIE(1) RESUMEIE IDLEIE TRNIE SOFIE UERRIE URSTIE DETACHIE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 STALLIE: STALL Handshake Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 6 ATTACHIE: Peripheral Attach Interrupt bit (Host mode only)(1) 1 = Interrupt is enabled 0 = Interrupt is disabled bit 5 RESUMEIE: Resume Interrupt bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 4 IDLEIE: Idle Detect Interrupt bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 TRNIE: Token Processing Complete Interrupt bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 2 SOFIE: Start-of-Frame Token Interrupt bit 1 = Interrupt is enabled 0 = Interrupt disabled bit 1 UERRIE: USB Error Condition Interrupt bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 0 URSTIE or DETACHIE: USB Reset Interrupt (Device mode) or USB Detach Interrupt (Host mode) Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled Note 1: Unimplemented in Device mode; read as ‘0’. DS39940D-page 226  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 18-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/K-0, HS U-0 R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS R/K-0, HS CRC5EF BTSEF — DMAEF BTOEF DFN8EF CRC16EF PIDEF EOFEF bit 7 bit 0 Legend: U = Unimplemented bit, read as ‘0’ R = Readable bit K = Write ‘1’ to clear bit HS = Hardware Settable bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 BTSEF: Bit Stuff Error Flag bit 1 = Bit stuff error has been detected 0 = No bit stuff error bit 6 Unimplemented: Read as ‘0’ bit 5 DMAEF: DMA Error Flag bit 1 = A USB DMA error condition detected; the data size indicated by the BD byte count field is less than the number of received bytes. The received data is truncated. 0 = No DMA error bit 4 BTOEF: Bus Turnaround Time-out Error Flag bit 1 = Bus turnaround time-out has occurred 0 = No bus turnaround time-out bit 3 DFN8EF: Data Field Size Error Flag bit 1 = Data field was not an integral number of bytes 0 = Data field was an integral number of bytes bit 2 CRC16EF: CRC16 Failure Flag bit 1 = CRC16 failed 0 = CRC16 passed bit 1 For Device mode: CRC5EF: CRC5 Host Error Flag bit 1 = Token packet rejected due to CRC5 error 0 = Token packet accepted (no CRC5 error) For Host mode: EOFEF: End-Of-Frame Error Flag bit 1 = End-Of-Frame error has occurred 0 = End-Of-Frame interrupt disabled bit 0 PIDEF: PID Check Failure Flag bit 1 = PID check failed 0 = PID check passed. Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared. Note: Individual bits can only be cleared by writing a ‘1’ to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.  2010 Microchip Technology Inc. DS39940D-page 227

PIC24FJ64GB004 FAMILY REGISTER 18-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CRC5EE BTSEE — DMAEE BTOEE DFN8EE CRC16EE PIDEE EOFEE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 6 Unimplemented: Read as ‘0’ bit 5 DMAEE: DMA Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 1 For Device mode: CRC5EE: CRC5 Host Error Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled For Host mode: EOFEE: End-of-Frame Error interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 0 PIDEE: PID Check Failure Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled DS39940D-page 228  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 18.7.3 USB ENDPOINT MANAGEMENT REGISTERS REGISTER 18-21: U1EPn: USB ENDPOINT CONTROL REGISTERS (n = 0 TO 15) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 LSPD(1) RETRYDIS(1) — EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7 LSPD: Low-Speed Direct Connection Enable bit (U1EP0 only)(1) 1 = Direct connection to a low-speed device is enabled 0 = Direct connection to a low-speed device is disabled bit 6 RETRYDIS: Retry Disable bit (U1EP0 only)(1) 1 = Retry NAK transactions are disabled 0 = Retry NAK transactions are enabled; retry done in hardware bit 5 Unimplemented: Read as ‘0’ bit 4 EPCONDIS: Bidirectional Endpoint Control bit If EPTXENand EPRXEN=1: 1 = Disable Endpoint n from Control transfers; only Tx and Rx transfers are allowed 0 = Enable Endpoint n for Control (SETUP) transfers; Tx and Rx transfers also are allowed. For all other combinations of EPTXEN and EPRXEN: This bit is ignored. bit 3 EPRXEN: Endpoint Receive Enable bit 1 = Endpoint n receive is enabled 0 = Endpoint n receive is disabled bit 2 EPTXEN: Endpoint Transmit Enable bit 1 = Endpoint n transmit is enabled 0 = Endpoint n transmit is disabled bit 1 EPSTALL: Endpoint Stall Status bit 1 = Endpoint n was stalled 0 = Endpoint n was not stalled bit 0 EPHSHK: Endpoint Handshake Enable bit 1 = Endpoint handshake is enabled 0 = Endpoint handshake is disabled (typically used for isochronous endpoints) Note 1: These bits are available only for U1EP0, and only in Host mode. For all other U1EPn registers, these bits are always unimplemented and read as ‘0’.  2010 Microchip Technology Inc. DS39940D-page 229

PIC24FJ64GB004 FAMILY 18.7.4 USB VBUS POWER CONTROL REGISTER REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER R/W-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 PWMEN — — — — — PWMPOL CNTEN bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 PWMEN: PWM Enable bit 1 = PWM generator is enabled 0 = PWM generator is disabled; output is held in Reset state specified by PWMPOL bit 14-10 Unimplemented: Read as ‘0’ bit 9 PWMPOL: PWM Polarity bit 1 = PWM output is active-low and resets high 0 = PWM output is active-high and resets low bit 8 CNTEN: PWM Counter Enable bit 1 = Counter is enabled 0 = Counter is disabled bit 7-0 Unimplemented: Read as ‘0’ DS39940D-page 230  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 19.0 PARALLEL MASTER PORT Key features of the PMP module include: (PMP) • Up to 16 Programmable Address Lines • One Chip Select Line Note: This data sheet summarizes the features • Programmable Strobe Options: of this group of PIC24F devices. It is not - Individual Read and Write Strobes or; intended to be a comprehensive reference source. For more information, refer to the - Read/Write Strobe with Enable Strobe “PIC24F Family Reference Manual”, • Address Auto-Increment/Auto-Decrement Section 13. “Parallel Master Port • Programmable Address/Data Multiplexing (PMP)” (DS39713). • Programmable Polarity on Control Signals The Parallel Master Port (PMP) module is a parallel, • Legacy Parallel Slave Port Support 8-bit I/O module, specifically designed to communicate • Enhanced Parallel Slave Support: with a wide variety of parallel devices, such as commu- - Address Support nication peripherals, LCDs, external memory devices - 4-Byte Deep Auto-Incrementing Buffer and microcontrollers. Because the interface to parallel • Programmable Wait States peripherals varies significantly, the PMP is highly configurable. • Selectable Input Voltage Levels Note: A number of the pins for the PMP are not present on PIC24FJ64GB0 family devices. Refer to the specific device’s pinout to determine which pins are available. FIGURE 19-1: PMP MODULE OVERVIEW Address Bus Data Bus Control Lines PIC24F PMA<0> Parallel Master Port PMALL PMA<1> PMALH (1) Up to 11-Bit Address PMA<10:2> EEPROM PMCS1 PMBE PMRD FIFO PMRD/PMWR Microcontroller LCD Buffer PMWR PMENB PMD<7:0> PMA<7:0> PMA<15:8> 8-Bit Data Note 1: PMA<10:2> bits are not available on 28-pin devices.  2010 Microchip Technology Inc. DS39940D-page 231

PIC24FJ64GB004 FAMILY REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PMPEN — PSIDL ADRMUX1(1) ADRMUX0(1) PTBEEN PTWREN PTRDEN bit 15 bit 8 R/W-0 R/W-0 R/W-0(2) U-0 R/W-0(2) R/W-0 R/W-0 R/W-0 CSF1 CSF0 ALP — CS1P BEP WRSP RDSP bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 PMPEN: Parallel Master Port Enable bit 1 = PMP is enabled 0 = PMP is disabled, no off-chip access performed bit 14 Unimplemented: Read as ‘0’ bit 13 PSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits(1) 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appear on separate pins bit 10 PTBEEN: Byte Enable Port Enable bit (16-Bit Master mode) 1 = PMBE port is enabled 0 = PMBE port is disabled bit 9 PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port is enabled 0 = PMWR/PMENB port is disabled bit 8 PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port is enabled 0 = PMRD/PMWR port is disabled bit 7-6 CSF<1:0>: Chip Select Function bits 11 = Reserved 10 = PMCS1 functions as chip set 01 = Reserved 00 = Reserved bit 5 ALP: Address Latch Polarity bit(2) 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) bit 4 Unimplemented: Read as ‘0’ bit 3 CS1P: Chip Select 1 Polarity bit(2) 1 = Active-high (PMCS1/PMCS1) 0 = Active-low (PMCS1/PMCS1) Note 1: PMA<10:2> bits are not available on 28-pin devices. 2: These bits have no effect when their corresponding pins are used as address lines. DS39940D-page 232  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED) bit 2 BEP: Byte Enable Polarity bit 1 = Byte enable is active-high (PMBE) 0 = Byte enable is active-low (PMBE) bit 1 WRSP: Write Strobe Polarity bit For Slave modes and Master Mode 2 (PMMODE<9:8>=00,01,10): 1 = Write strobe is active-high (PMWR) 0 = Write strobe is active-low (PMWR) For Master Mode 1 (PMMODE<9:8>=11): 1 = Enable strobe is active-high (PMENB) 0 = Enable strobe is active-low (PMENB) bit 0 RDSP: Read Strobe Polarity bit For Slave modes and Master Mode 2 (PMMODE<9:8>=00,01,10): 1 = Read strobe is active-high (PMRD) 0 = Read strobe is active-low (PMRD) For Master Mode 1 (PMMODE<9:8>=11): 1 = Read/write strobe is active-high (PMRD/PMWR) 0 = Read/write strobe is active-low (PMRD/PMWR) Note 1: PMA<10:2> bits are not available on 28-pin devices. 2: These bits have no effect when their corresponding pins are used as address lines.  2010 Microchip Technology Inc. DS39940D-page 233

PIC24FJ64GB004 FAMILY REGISTER 19-2: PMMODE: PARALLEL PORT MODE REGISTER R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 BUSY IRQM1 IRQM0 INCM1 INCM0 MODE16 MODE1 MODE0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WAITB1(1) WAITB0(1) WAITM3 WAITM2 WAITM1 WAITM0 WAITE1(1) WAITE0(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14-13 IRQM<1:0>: Interrupt Request Mode bits 11 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only) 10 = No interrupt is generated; processor stall activated 01 = Interrupt is generated at the end of the read/write cycle 00 = No interrupt is generated bit 12-11 INCM<1:0>: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits; a read or write to the Data register invokes two 8-bit transfers 0 = 8-bit mode: Data register is 8 bits; a read or write to the Data register invokes one 8-bit transfer bit 9-8 MODE<1:0>: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<7:0>) 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>) 01 = Enhanced PSP control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1:0>) 00 = Legacy Parallel Slave Port control signals (PMRD, PMWR, PMCS1 and PMD<7:0>) bit 7-6 WAITB<1:0>: Data Setup to Read/Write Wait State Configuration bits(1) 11 = Data wait of 4 TCY; multiplexed address phase of 4 TCY 10 = Data wait of 3 TCY; multiplexed address phase of 3 TCY 01 = Data wait of 2 TCY; multiplexed address phase of 2 TCY 00 = Data wait of 1 TCY; multiplexed address phase of 1 TCY bit 5-2 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TCY ... 0001 = Wait of additional 1 TCY 0000 = No additional wait cycles (operation forced into one TCY) bit 1-0 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits(1) 11 = Wait of 4 TCY 10 = Wait of 3 TCY 01 = Wait of 2 TCY 00 = Wait of 1 TCY Note 1: WAITB and WAITE bits are ignored whenever WAITM<3:0> = 0000. DS39940D-page 234  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 19-3: PMADDR: PARALLEL PORT ADDRESS REGISTER U-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — CS1 — — — ADDR10(1) ADDR9(1) ADDR8(1) bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADDR7(1) ADDR6(1) ADDR5(1) ADDR4(1) ADDR3(1) ADDR2(1) ADDR1(1) ADDR0(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14 CS1: Chip Select 1 bit 1 = Chip Select 1 is active 0 = Chip Select 1 is inactive bit 13-11 Unimplemented: Read as ‘0’ bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits(1) Note 1: PMA<10:2> bits are not available on 28-pin devices. REGISTER 19-4: PMAEN: PARALLEL PORT ENABLE REGISTER U-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — PTEN14 — — — PTEN10(1) PTEN9(1) PTEN8(1) bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PTEN7(1) PTEN6(1) PTEN5(1) PTEN4(1) PTEN3(1) PTEN2(1) PTEN1 PTEN0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMCS1 functions as chip select 0 = PMCS1 pin functions as port I/O bit 13-11 Unimplemented: Read as ‘0’ bit 10-2 PTEN<10:2>: PMP Address Port Enable bits(1) 1 = PMA<10:2> function as PMP address lines 0 = PMA<10:2> function as port I/O bit 1-0 PTEN<1:0>: PMALH/PMALL Strobe Enable bits 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads function as port I/O Note 1: PMA<10:2> bits are not available on 28-pin devices.  2010 Microchip Technology Inc. DS39940D-page 235

PIC24FJ64GB004 FAMILY REGISTER 19-5: PMSTAT: PARALLEL PORT STATUS REGISTER R-0 R/W-0, HS U-0 U-0 R-0 R-0 R-0 R-0 IBF IBOV — — IB3F IB2F IB1F IB0F bit 15 bit 8 R-1 R/W-0, HS U-0 U-0 R-1 R-1 R-1 R-1 OBE OBUF — — OB3E OB2E OB1E OB0E bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 IBF: Input Buffer Full Status bit 1 = All writable input buffer registers are full 0 = Some or all of the writable input buffer registers are empty bit 14 IBOV: Input Buffer Overflow Status bit 1 = A write attempt to a full input byte register has occurred (must be cleared in software) 0 = No overflow has occurred bit 13-12 Unimplemented: Read as ‘0’ bit 11-8 IB3F:IB0F Input Buffer x Status Full bits 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data bit 7 OBE: Output Buffer Empty Status bit 1 = All readable output buffer registers are empty 0 = Some or all of the readable output buffer registers are full bit 6 OBUF: Output Buffer Underflow Status bits 1 = A read occurred from an empty output byte register (must be cleared in software) 0 = No underflow occurred bit 5-4 Unimplemented: Read as ‘0’ bit 3-0 OB3E:OB0E Output Buffer x Status Empty bits 1 = Output buffer is empty (writing data to the buffer will clear this bit) 0 = Output buffer contains data that has not been transmitted DS39940D-page 236  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 19-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — — — — — RTSECSEL1(1) RTSECSEL0(1) PMPTTL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-3 Unimplemented: Read as ‘0’ bit 2-1 RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits(1) 11 = Reserved; do not use 10 = RTCC source clock is selected for the RTCC pin (clock can be LPRC or SOSC, depending on the setting of the Flash Configuration bit, RTCOSC (CW4<5>)) 01 = RTCC seconds clock is selected for the RTCC pin 00 = RTCC alarm pulse is selected for the RTCC pin bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit 1 = PMP module uses TTL input buffers 0 = PMP module uses Schmitt Trigger input buffers Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit needs to be set.  2010 Microchip Technology Inc. DS39940D-page 237

PIC24FJ64GB004 FAMILY FIGURE 19-2: LEGACY PARALLEL SLAVE PORT EXAMPLE Address Bus Master PIC24F Slave Data Bus PMD<7:0> PMD<7:0> Control Lines PMCS1 PMCS1 PMRD PMRD PMWR PMWR FIGURE 19-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE Master PIC24F Slave PMA<1:0> PMA<1:0> PMD<7:0> Write Read PMD<7:0> Address Address Decode Decode PMDOUT1L (0) PMDIN1L (0) PMCS1 PMCS1 PMDOUT1H (1) PMDIN1H (1) PMRD PMRD PMDOUT2L (2) PMDIN2L (2) PMWR PMWR PMDOUT2H (3) PMDIN2H (3) Address Bus Data Bus Control Lines TABLE 19-1: SLAVE MODE ADDRESS RESOLUTION PMA<1:0> Output Register (Buffer) Input Register (Buffer) 00 PMDOUT1<7:0> (0) PMDIN1<7:0> (0) 01 PMDOUT1<15:8> (1) PMDIN1<15:8> (1) 10 PMDOUT2<7:0> (2) PMDIN2<7:0> (2) 11 PMDOUT2<15:8> (3) PMDIN2<15:8> (3) FIGURE 19-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT) PIC24F PMA<10:0> PMD<7:0> PMCS1 PMRD Address Bus Data Bus PMWR Control Lines DS39940D-page 238  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY FIGURE 19-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT) PIC24F PMA<10:8> PMD<7:0> PMA<7:0> PMCS1 Address Bus PMALL Multiplexed Data and PMRD Address Bus Control Lines PMWR FIGURE 19-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT) PMD<7:0> PIC24F PMA<7:0> PMA<15:8> PMCS1 PMALL PMALH Multiplexed Data and PMRD Address Bus PMWR Control Lines FIGURE 19-7: EXAMPLE OF A MULTIPLEXED ADDRESSING APPLICATION PIC24F A<7:0> PMD<7:0> 373 A<15:0> PMALL D<7:0> D<7:0> CE A<15:8> 373 OE WR PMALH PMCS1 Address Bus PMRD Data Bus PMWR Control Lines FIGURE 19-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION PIC24F A<7:0> PMD<7:0> 373 A<10:0> PMALL D<7:0> D<7:0> A<10:8> PMA<10:8> CE PMCS1 OE WR Address Bus Data Bus PMRD Control Lines PMWR  2010 Microchip Technology Inc. DS39940D-page 239

PIC24FJ64GB004 FAMILY FIGURE 19-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION PIC24F Parallel Peripheral PMD<7:0> AD<7:0> PMALL ALE PMCS1 CS Address Bus PMRD RD Data Bus PMWR WR Control Lines FIGURE 19-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA) PIC24F Parallel EEPROM PMA<n:0> A<n:0> PMD<7:0> D<7:0> PMCS1 CE Address Bus PMRD OE Data Bus PMWR WR Control Lines FIGURE 19-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA) PIC24F Parallel EEPROM PMA<n:0> A<n:1> PMD<7:0> D<7:0> PMBE A0 PMCS1 CE Address Bus PMRD OE Data Bus PMWR WR Control Lines FIGURE 19-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION) PIC24F LCD Controller PMD<7:0> D<7:0> PMA0 RS PMRD/PMWR R/W Address Bus PMCS1 E Data Bus Control Lines DS39940D-page 240  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 20.0 REAL-TIME CLOCK AND • Alarm-configurable for half a second, one second, CALENDAR (RTCC) 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year Note: This data sheet summarizes the features • Alarm repeat with decrementing counter of this group of PIC24F devices. It is not • Alarm with indefinite repeat chime intended to be a comprehensive reference • Year 2000 to 2099 leap year correction source. For more information, refer to the • BCD format for smaller software overhead “PIC24F Family Reference Manual”, • Optimized for long-term battery operation Section 29. “Real-Time Clock and Calendar (RTCC)” (DS39696). • User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic The RTCC provides the user with a Real-Time Clock auto-adjust and Calendar (RTCC) function that can be calibrated. Key features of the RTCC module are: 20.1 RTCC Source Clock • Operates in Deep Sleep mode The user can select between the SOSC crystal oscillator • Selectable clock source or the LPRC Low-Power Internal RC Oscillator as the • Provides hours, minutes and seconds using clock reference for the RTCC module. This is configured 24-hour format using the RTCOSC (CW4<5>) Configuration bit. This gives the user an option to trade off system cost, • Visibility of one half second period accuracy and power consumption, based on the overall • Provides calendar – weekday, date, month and system needs. year The SOSC and RTCC will both remain running while the device is held in Reset with MCLR and will continue running after MCLR is released. FIGURE 20-1: RTCC BLOCK DIAGRAM RTCC Clock Domain CPU Clock Domain Input from SOSC/LPRC RCFGCAL Oscillator RTCC Prescalers ALCFGRPT 0.5 Sec YEAR MTHDY RTCC Timer RTCVAL WKDYHR Alarm 1 Sec MINSEC Event Comparator ALMTHDY Alarm Registers with Masks ALRMVAL ALWDHR ALMINSEC Repeat Counter RTSECSEL<1:0> 01 RTCC RTCC Interrupt Logic Interrupt Alarm Pulse 00 RTCC Pin 10 Clock Source RTCOE  2010 Microchip Technology Inc. DS39940D-page 241

PIC24FJ64GB004 FAMILY 20.2 RTCC Module Registers TABLE 20-2: ALRMVAL REGISTER MAPPING The RTCC module registers are organized as three categories: ALRMPTR Alarm Value Register Window • RTCC Control Registers <1:0> ALRMVAL<15:8> ALRMVAL<7:0> • RTCC Value Registers 00 ALRMMIN ALRMSEC • Alarm Value Registers 01 ALRMWD ALRMHR 20.2.1 REGISTER MAPPING 10 ALRMMNTH ALRMDAY To limit the register interface, the RTCC Timer and 11 — — Alarm Time registers are accessed through Considering that the 16-bit core does not distinguish corresponding register pointers. The RTCC Value between 8-bit and 16-bit read operations, the user must register window (RTCVALH and RTCVALL) uses the be aware that when reading either the ALRMVALH or RTCPTR bits (RCFGCAL<9:8>) to select the desired ALRMVALL bytes, the ALRMPTR<1:0> value will be Timer register pair (see Table20-1). decremented. The same applies to the RTCVALH or By writing to the RTCVALH byte, the RTCC Pointer RTCVALL bytes with the RTCPTR<1:0> being value, RTCPTR<1:0> bits, decrements by one until decremented. they reach ‘00’. After they reach ‘00’, the MINUTES Note: This only applies to read operations and and SECONDS value will be accessible through not write operations. RTCVALH and RTCVALL until the pointer value is manually changed. 20.2.2 WRITE LOCK TABLE 20-1: RTCVAL REGISTER MAPPING In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be RTCC Value Register Window RTCPTR<1:0> set (refer to Example20-1). RTCVAL<15:8> RTCVAL<7:0> Note: To avoid accidental writes to the timer, it is 00 MINUTES SECONDS recommended that the RTCWREN bit 01 WEEKDAY HOURS (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be 10 MONTH DAY set, there is only one instruction cycle time 11 — YEAR window allowed between the 55h/AA The Alarm Value register window (ALRMVALH and sequence and the setting of RTCWREN; ALRMVALL) uses the ALRMPTR bits therefore, it is recommended that code (ALCFGRPT<9:8>) to select the desired Alarm register follow the procedure in Example20-1. pair (see Table20-2). 20.2.3 SELECTING RTCC CLOCK SOURCE By writing to the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrements by one until The clock source for the RTCC module can be selected they reach ‘00’. Once they reach ‘00’, the ALRMMIN using the Flash Configuration bit, RTCOSC (CW4<5>). and ALRMSEC value will be accessible through When the bit is set to ‘1’, the Secondary Oscillator ALRMVALH and ALRMVALL until the pointer value is (SOSC) is used as the reference clock, and when the manually changed. bit is ‘0’, LPRC is used as the reference clock. EXAMPLE 20-1: SETTING THE RTCWREN BIT asm volatile(“push w7”); asm volatile(“push w8”); asm volatile(“disi #5”); asm volatile(“mov #0x55, w7”); asm volatile(“mov w7, _NVMKEY”); asm volatile(“mov #0xAA, w8”); asm volatile(“mov w8, _NVMKEY”); asm volatile(“bset _RCFGCAL, #13”); //set the RTCWREN bit asm volatile(“pop w8”); asm volatile(“pop w7”); DS39940D-page 242  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 20.2.4 RTCC CONTROL REGISTERS REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER(1) R/W-0 U-0 R/W-0 R-0, HSC R-0, HSC R/W-0 R/W-0 R/W-0 RTCEN(2) — RTCWREN RTCSYNC HALFSEC(3) RTCOE RTCPTR1 RTCPTR0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 RTCEN: RTCC Enable bit(2) 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as ‘0’ bit 13 RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple bit 11 HALFSEC: Half Second Status bit(3) 1 = Second half period of a second 0 = First half period of a second bit 10 RTCOE: RTCC Output Enable bit 1 = RTCC output is enabled 0 = RTCC output is disabled bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches ‘00’. RTCVAL<15:8>: 00 = MINUTES 01 = WEEKDAY 10 = MONTH 11 = Reserved RTCVAL<7:0>: 00 = SECONDS 01 = HOURS 10 = DAY 11 = YEAR Note 1: The RCFGCAL register is only affected by a POR. 2: A write to the RTCEN bit is only allowed when RTCWREN=1. 3: This bit is read-only; it is cleared to ‘0’ on a write to the lower half of the MINSEC register.  2010 Microchip Technology Inc. DS39940D-page 243

PIC24FJ64GB004 FAMILY REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER(1) (CONTINUED) bit 7-0 CAL<7:0>: RTC Drift Calibration bits 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute . . . 01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment 11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute . . . 10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute Note 1: The RCFGCAL register is only affected by a POR. 2: A write to the RTCEN bit is only allowed when RTCWREN=1. 3: This bit is read-only; it is cleared to ‘0’ on a write to the lower half of the MINSEC register. REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — — — — — RTSECSEL1(1) RTSECSEL0(1) PMPTTL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-3 Unimplemented: Read as ‘0’ bit 2-1 RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits(1) 11 = Reserved; do not use 10 = RTCC source clock is selected for the RTCC pin (clock can be LPRC or SOSC, depending on the setting of the RTCOSC bit (CW4<5>)) 01 = RTCC seconds clock is selected for the RTCC pin 00 = RTCC alarm pulse is selected for the RTCC pin bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit 1 = PMP module uses TTL input buffers 0 = PMP module uses Schmitt Trigger input buffers Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit needs to be set. DS39940D-page 244  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 20-3: ALCFGRPT: ALARM CONFIGURATION REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ALRMEN: Alarm Enable bit 1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0>=00h and CHIME=0) 0 = Alarm is disabled bit 14 CHIME: Chime Enable bit 1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh 0 = Chime is disabled; ARPT<7:0> bits stop once they reach 00h bit 13-10 AMASK<3:0>: Alarm Mask Configuration bits 0000 = Every half second 0001 = Every second 0010 = Every 10 seconds 0011 = Every minute 0100 = Every 10 minutes 0101 = Every hour 0110 = Once a day 0111 = Once a week 1000 = Once a month 1001 = Once a year (except when configured for February 29th, once every 4 years) 101x = Reserved; do not use 11xx = Reserved; do not use bit 9-8 ALRMPTR<1:0>: Alarm Value Register Window Pointer bits Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL regis- ters. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches ‘00’. ALRMVAL<15:8>: 00 = ALRMMIN 01 = ALRMWD 10 = ALRMMNTH 11 = Unimplemented ALRMVAL<7:0>: 00 = ALRMSEC 01 = ALRMHR 10 = ALRMDAY 11 = Unimplemented bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits 11111111 = Alarm will repeat 255 more times . . . 00000000 = Alarm will not repeat The counter decrements on any alarm event; it is prevented from rolling over from 00h to FFh unless CHIME=1.  2010 Microchip Technology Inc. DS39940D-page 245

PIC24FJ64GB004 FAMILY 20.2.5 RTCVAL REGISTER MAPPINGS REGISTER 20-4: YEAR: YEAR VALUE REGISTER(1) U-0, HSC U-0, HSC U-0, HSC U-0, HSC U-0, HSC U-0, HSC U-0, HSC U-0, HSC — — — — — — — — bit 15 bit 8 R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC YRTEN3 YRTEN2 YRTEN1 YRTEN0 YRONE3 YRONE2 YRONE1 YRONE0 bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as ‘0’ bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year’s Tens Digit bits Contains a value from 0 to 9. bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year’s Ones Digit bits Contains a value from 0 to 9. Note 1: A write to the YEAR register is only allowed when RTCWREN=1. REGISTER 20-5: MTHDY: MONTH AND DAY VALUE REGISTER(1) U-0, HSC U-0, HSC U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — — — MTHTEN0 MTHONE3 MTHONE2 MTHONE1 MTHONE0 bit 15 bit 8 U-0, HSC U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — — DAYTEN1 DAYTEN0 DAYONE3 DAYONE2 DAYONE1 DAYONE0 bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12 MTHTEN0: Binary Coded Decimal Value of Month’s Tens Digit bit Contains a value of ‘0’ or ‘1’. bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month’s Ones Digit bits Contains a value from 0 to 9. bit 7-6 Unimplemented: Read as ‘0’ bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day’s Tens Digit bits Contains a value from 0 to 3. bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day’s Ones Digit bits Contains a value from 0 to 9. Note 1: A write to this register is only allowed when RTCWREN=1. DS39940D-page 246  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 20-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER(1) U-0, HSC U-0, HSC U-0, HSC U-0, HSC U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — — — — — WDAY2 WDAY1 WDAY0 bit 15 bit 8 U-0, HSC U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — — HRTEN1 HRTEN0 HRONE3 HRONE2 HRONE1 HRONE0 bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6. bit 7-6 Unimplemented: Read as ‘0’ bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour’s Tens Digit bits Contains a value from 0 to 2. bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour’s Ones Digit bits Contains a value from 0 to 9. Note 1: A write to this register is only allowed when RTCWREN=1. REGISTER 20-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — MINTEN2 MINTEN1 MINTEN0 MINONE3 MINONE2 MINONE1 MINONE0 bit 15 bit 8 U-0, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC R/W-x, HSC — SECTEN2 SECTEN1 SECTEN0 SECONE3 SECONE2 SECONE1 SECONE0 bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute’s Tens Digit bits Contains a value from 0 to 5. bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute’s Ones Digit bits Contains a value from 0 to 9. bit 7 Unimplemented: Read as ‘0’ bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second’s Tens Digit bits Contains a value from 0 to 5. bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second’s Ones Digit bits Contains a value from 0 to 9.  2010 Microchip Technology Inc. DS39940D-page 247

PIC24FJ64GB004 FAMILY 20.2.6 ALRMVAL REGISTER MAPPINGS REGISTER 20-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER(1) U-0 U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x — — — MTHTEN0 MTHONE3 MTHONE2 MTHONE1 MTHONE0 bit 15 bit 8 U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x — — DAYTEN1 DAYTEN0 DAYONE3 DAYONE2 DAYONE1 DAYONE0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12 MTHTEN0: Binary Coded Decimal Value of Month’s Tens Digit bit Contains a value of ‘0’ or ‘1’. bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month’s Ones Digit bits Contains a value from 0 to 9. bit 7-6 Unimplemented: Read as ‘0’ bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day’s Tens Digit bits Contains a value from 0 to 3. bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day’s Ones Digit bits Contains a value from 0 to 9. Note 1: A write to this register is only allowed when RTCWREN=1. REGISTER 20-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER(1) U-0 U-0 U-0 U-0 U-0 R/W-x R/W-x R/W-x — — — — — WDAY2 WDAY1 WDAY0 bit 15 bit 8 U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x — — HRTEN1 HRTEN0 HRONE3 HRONE2 HRONE1 HRONE0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6. bit 7-6 Unimplemented: Read as ‘0’ bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour’s Tens Digit bits Contains a value from 0 to 2. bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour’s Ones Digit bits Contains a value from 0 to 9. Note 1: A write to this register is only allowed when RTCWREN=1. DS39940D-page 248  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x — MINTEN2 MINTEN1 MINTEN0 MINONE3 MINONE2 MINONE1 MINONE0 bit 15 bit 8 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x — SECTEN2 SECTEN1 SECTEN0 SECONE3 SECONE2 SECONE1 SECONE0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as ‘0’ bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute’s Tens Digit bits Contains a value from 0 to 5. bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute’s Ones Digit bits Contains a value from 0 to 9. bit 7 Unimplemented: Read as ‘0’ bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second’s Tens Digit bits Contains a value from 0 to 5. bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second’s Ones Digit bits Contains a value from 0 to 9.  2010 Microchip Technology Inc. DS39940D-page 249

PIC24FJ64GB004 FAMILY 20.3 Calibration 20.4.1 CONFIGURING THE ALARM The real-time crystal input can be calibrated using the The alarm feature is enabled using the ALRMEN bit. periodic auto-adjust feature. When calibrated, the This bit is cleared when an alarm is issued. Writes to RTCC can provide an error of less than 3 seconds per ALRMVAL should only take place when ALRMEN = 0. month. This is accomplished by finding the number of As displayed in Figure20-2, the interval selection of the error clock pulses and storing the value into the lower alarm is configured through the AMASK bits half of the RCFGCAL register. The 8-bit signed value (ALCFGRPT<13:10>). These bits determine which and loaded into the lower half of RCFGCAL is multiplied by how many digits of the alarm must match the clock four and will either be added or subtracted from the value for the alarm to occur. RTCC timer, once every minute. Refer to the steps The alarm can also be configured to repeat based on a below for RTCC calibration: preconfigured interval. The amount of times this 1. Using another timer resource on the device; the occurs, once the alarm is enabled, is stored in the user must find the error of the 32.768kHz crystal. ARPT<7:0> bits (ALCFGRPT<7:0>). When the value 2. Once the error is known, it must be converted to of the ARPT bits equals 00h and the CHIME bit the number of error clock pulses per minute. (ALCFGRPT<14>) is cleared, the repeat function is 3. a) If the oscillator is faster than ideal (negative disabled and only a single alarm will occur. The alarm result from step 2), the RCFGCAL register value can be repeated up to 255 times by loading must be negative. This causes the specified ARPT<7:0> with FFh. number of clock pulses to be subtracted from After each alarm is issued, the value of the ARPT bits the timer counter, once every minute. is decremented by one. Once the value has reached b) If the oscillator is slower than ideal (positive 00h, the alarm will be issued one last time, after which, result from step 2), the RCFGCAL register value the ALRMEN bit will be cleared automatically and the must be positive. This causes the specified alarm will turn off. number of clock pulses to be subtracted from Indefinite repetition of the alarm can occur if the the timer counter, once every minute. CHIME bit = 1. Instead of the alarm being disabled Divide the number of error clocks per minute by 4 to get when the value of the ARPT bits reaches 00h, it rolls the correct calibration value and load the RCFGCAL over to FFh and continues counting indefinitely while register with the correct value. (Each 1-bit increment in CHIME is set. the calibration adds or subtracts 4 pulses.) 20.4.2 ALARM INTERRUPT EQUATION 20-1: At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that (Ideal Frequency† – Measured Frequency) * 60 = operates at half the frequency of the alarm. This output Clocks per Minute is completely synchronous to the RTCC clock and can † Ideal Frequency = 32,768 Hz be used as a trigger clock to other peripherals. Note: Changing any of the registers, other than Writes to the lower half of the RCFGCAL register the RCFGCAL and ALCFGRPT registers, should only occur when the timer is turned off or and the CHIME bit while the alarm is immediately after the rising edge of the seconds pulse. enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm Note: It is up to the user to include, in the error interrupt. To avoid a false alarm event, the value, the initial error of the crystal drift timer and alarm values should only be due to temperature and drift due to crystal changed while the alarm is disabled aging. (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be 20.4 Alarm changed when RTCSYNC = 0. • Configurable from half second to one year • Enabled using the ALRMEN bit (ALCFGRPT<15>) • One-time alarm and repeat alarm options are available DS39940D-page 250  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY FIGURE 20-2: ALARM MASK SETTINGS Day of Alarm Mask Setting the (AMASK<3:0>) Week Month Day Hours Minutes Seconds 0000 - Every half second 0001 - Every second 0010 - Every 10 seconds s 0011 - Every minute s s 0100 - Every 10 minutes m s s 0101 - Every hour m m s s 0110 - Every day h h m m s s 0111 - Every week d h h m m s s 1000 - Every month d d h h m m s s 1001 - Every year(1) m m d d h h m m s s Note 1: Annually, except when configured for February 29.  2010 Microchip Technology Inc. DS39940D-page 251

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 252  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 21.0 32-BIT PROGRAMMABLE The programmable CRC generator provides a CYCLIC REDUNDANCY CHECK hardware-implemented method of quickly generating checksums for various networking and security (CRC) GENERATOR applications. It offers the following features: Note: This data sheet summarizes the features • User-programmable CRC polynomial equation, of this group of PIC24F devices. It is not up to 32 bits intended to be a comprehensive reference • Programmable shift direction (little or big-endian) source. For more information, refer to the • Independent data and polynomial lengths “PIC24F Family Reference Manual”, • Configurable Interrupt output Section 41. “32-Bit Programmable • Data FIFO Cyclic Redundancy Check (CRC)” (DS39729). A simplified block diagram of the CRC generator is shown in Figure21-1. A simple version of the CRC shift engine is shown in Figure21-2. FIGURE 21-1: CRC BLOCK DIAGRAM CRCDATH CRCDATL Variable FIFO FIFO Empty Event (4x32, 8x16 or 16x8) CRCISEL 2 * FCY Shift Clock 1 Shift Buffer Set CRCIF 0 0 1 LENDIAN Shift Complete Event CRC Shift Engine CRCWDATH CRCWDATL FIGURE 21-2: CRC SHIFT ENGINE DETAIL CRCWDATH CRCWDATL Read/Write Bus X(1)(1) X(2)(1) X(n)(1) Shift Buffer Data Bit 0 Bit 1 Bit 2 Bit n(2) Note 1: Each XOR stage of the shift engine is programmable. See text for details. 2: Polynomial length n is determined by ([PLEN<3:0>] + 1).  2010 Microchip Technology Inc. DS39940D-page 253

PIC24FJ64GB004 FAMILY 21.1 User Interface The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is 21.1.1 POLYNOMIAL INTERFACE less than 8, the smallest data element that can be writ- ten into the FIFO is one byte. For example, if the The CRC module can be programmed for CRC DWIDTH value is five, then the size of the data is polynomials of up to the 32nd order, using up to 32 bits. DWIDTH + 1, or six. The data is written as a whole Polynomial length, which reflects the highest exponent byte; the two unused upper bits are ignored by the in the equation, is selected by the PLEN<4:0> bits module. (CRCCON2<4:0>). Once data is written into the MSb of the CRCDAT The CRCXORL and CRCXORH registers control which registers (that is, MSb as defined by the data width), exponent terms are included in the equation. Setting a the value of the VWORD<4:0> bits (CRCCON1<12:8>) particular bit includes that exponent term in the increments by one. For example, if the DWIDTH value equation; functionally, this includes an XOR operation is 24, the VWORD bits will increment when bit 7 of on the corresponding bit in the CRC engine. Clearing CRCDATH is written. Therefore, CRCDATL must the bit disables the XOR. always be written before CRCDATH. For example, consider two CRC polynomials, one a The CRC engine starts shifting data when the CRCGO 16-bit equation and the other a 32-bit equation: bit is set and the value of VWORD is greater than zero. x16 + x12 + x5 + 1 Each word is copied out of the FIFO into a buffer regis- ter, which decrements VWORD. The data is then and shifted out of the buffer. The CRC engine continues x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 shifting at a rate of two bits per instruction cycle, until + x5 + x4 + x2 + x + 1 the VWORD value reaches zero. This means that for a To program these polynomials into the CRC generator, given data width, it takes half that number of instruc- set the register bits as shown in Table21-1. tions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a Note that the appropriate positions are set to ‘1’ to single word of 32-bit data. indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is When the VWORD value reaches the maximum value always XORed; thus, X0 is a don’t care. For a poly- for the configured value of DWIDTH (4, 8 or 16), the nomial of length N, it is assumed that the Nth bit will CRCFUL bit becomes set. When the VWORD value always be used, regardless of the bit setting. Therefore, reaches zero, the CRCMPT bit becomes set. The FIFO for a polynomial length of 32, there is no 32nd bit in the is emptied and VWORD<4:0> are set to ‘00000’ CRCxOR register. whenever CRCEN is ‘0’. At least one instruction cycle must pass, after a write to 21.1.2 DATA INTERFACE CRCDAT, before a read of the VWORD bits is done. The module incorporates a FIFO that works with a vari- able data width. Input data width can be configured to any value between one and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is four words deep. When the DWIDTH value is between 15 and 8, the FIFO is 8 words deep. When the DWIDTH value is less than 8, the FIFO is 16 words deep. TABLE 21-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL Bit Values CRC Control Bits 16-Bit Polynomial 32-Bit Polynomial PLEN<4:0> 01111 11111 X<31:16> 0000 0000 0000 000x 0000 0100 1100 0001 X<15:0> 0001 0000 0010 000x 0001 1101 1011 011x DS39940D-page 254  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 21.1.3 DATA SHIFT DIRECTION 21.2 Registers The LENDIAN bit (CRCCON1<3>) is used to control There are eight registers associated with the module: the shift direction. By default, the CRC will shift data • CRCCON1 through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting • CRCCON2 allows better integration with various communication • CRCXORL schemes and removes the overhead of reversing the • CRCXORH bit order in software. Note that this only changes the • CRCDATL direction of the data that is shifted into the engine. The • CRCDATH result of the CRC calculation will still be a normal CRC • CRCWDATL result, not a reverse CRC result. • CRCWDATH 21.1.4 INTERRUPT OPERATION The CRCCON1 and CRCCON2 registers The module generates an interrupt that is configurable (Register21-1 and Register21-2) control the operation by the user for either of two conditions. of the module and configure the various settings. The CRCXOR registers (Register21-3 and Register21-4) If CRCISEL is ‘0’, an interrupt is generated when the select the polynomial terms to be used in the CRC VWORD<4:0> bits make a transition from a value of ‘1’ equation. The CRCDAT and CRCWDAT registers are to ‘0’. If CRCISEL is ‘1’, an interrupt will be generated each register pairs that serve as buffers for the after the CRC operation finishes and the module sets double-word, input data and CRC processed output, the CRCGO bit to ‘0’. Manually setting CRCGO to ‘0’ respectively. will not generate an interrupt. 21.1.5 TYPICAL OPERATION To use the module for a typical CRC calculation: 1. Set the CRCEN bit to enable the module. 2. Configure the module for the desired operation: a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits b) Configure the data width and shift direction using the DWIDTH and LENDIAN bits c) Select the desired interrupt mode using the CRCISEL bit 3. Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left 4. Clear old results by writing 00h to CRCWDATL and CRCWDATH. CRCWDAT can also be left unchanged to resume a previously halted calculation. 5. Set the CRCGO bit to start calculation. 6. Write remaining data into the FIFO as space becomes available. 7. When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1. 8. Read CRCWDATL and CRCWDATH for the result of the calculation.  2010 Microchip Technology Inc. DS39940D-page 255

PIC24FJ64GB004 FAMILY REGISTER 21-1: CRCCON1: CRC CONTROL REGISTER 1 R/W-0 U-0 R/W-0 R-0 R-0 R-0 R-0 R-0 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 bit 15 bit 8 R-0, HCS R-1, HCS R/W-0 R/W-0, HC R/W-0 U-0 U-0 U-0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN — — — bit 7 bit 0 Legend: HC = Hardware Clearable bit HCS = Hardware Clearable/Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CRCEN: CRC Enable bit 1 = Module is enabled 0 = Module is enabled. All state machines, pointers and CRCWDAT/CRCDAT are reset; other SFRs are NOT reset bit 14 Unimplemented: Read as ‘0’ bit 13 CSIDL: CRC Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-8 VWORD<4:0>: Pointer Value bits Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7 or 16 when PLEN<3:0> 7. bit 7 CRCFUL: FIFO Full bit 1 = FIFO is full 0 = FIFO is not full bit 6 CRCMPT: FIFO Empty Bit 1 = FIFO is empty 0 = FIFO is not empty bit 5 CRCISEL: CRC interrupt Selection bit 1 = Interrupt on FIFO is empty; CRC calculation is not complete 0 = Interrupt on shift is complete and CRCWDAT result is ready bit 4 CRCGO: Start CRC bit 1 = Start CRC serial shifter 0 = CRC serial shifter is turned off bit 3 LENDIAN: Data Shift Direction Select bit 1 = Data word is shifted into the CRC starting with the LSb (little endian) 0 = Data word is shifted into the CRC starting with the MSb (big endian) bit 2-0 Unimplemented: Read as ‘0’ DS39940D-page 256  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 21-2: CRCCON2: CRC CONTROL REGISTER 2 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — PLEN4 PLEN3 PLEN2 PLEN1 PLEN0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as ‘0’ bit 12-8 DWIDTH<4:0>: Data Width Select bits Defines the width of the data word (Data Word Width = (DWIDTH<4:0>) + 1). bit 7-5 Unimplemented: Read as ‘0’ bit 4-0 PLEN<4:0>: Polynomial Length Select bits Defines the length of the CRC polynomial (Polynomial Length = (PLEN<4:0>) + 1). REGISTER 21-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X15 X14 X13 X12 X11 X10 X9 X8 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 X7 X6 X5 X4 X3 X2 X1 — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-1 X<15:1>: XOR of Polynomial Term Xn Enable bits bit 0 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 257

PIC24FJ64GB004 FAMILY REGISTER 21-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X31 X30 X29 X28 X27 X26 X25 X24 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X23 X22 X21 X20 X19 X18 X17 X16 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-0 X<31:16>: XOR of Polynomial Term Xn Enable bits DS39940D-page 258  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 22.0 10-BIT HIGH-SPEED A/D A block diagram of the A/D Converter is shown in CONVERTER Figure22-1. To perform an A/D conversion: Note: This data sheet summarizes the features 1. Configure the A/D module: of this group of PIC24F devices. It is not a) Configure port pins as analog inputs and/or intended to be a comprehensive reference select band gap reference inputs source. For more information, refer to the (AD1PCFGL<15:0> and AD1PCFGH<1:0>). “PIC24F Family Reference Manual”, Section 17. “10-Bit A/D Converter” b) Select voltage reference source to match (DS39705). expected range on analog inputs (AD1CON2<15:13>). The 10-bit A/D Converter has the following key c) Select the analog conversion clock to match features: the desired data rate with the processor • Successive Approximation (SAR) conversion clock (AD1CON3<7:0>). • Conversion speeds of up to 500ksps d) Select the appropriate sample/conversion • 13 analog input pins sequence (AD1CON1<7:5> and AD1CON3<12:8>). • External voltage reference input pins e) Select how conversion results are • Internal band gap reference inputs presented in the buffer (AD1CON1<9:8>). • Automatic Channel Scan mode f) Select interrupt rate (AD1CON2<5:2>). • Selectable conversion trigger source g) Turn on A/D module (AD1CON1<15>). • 16-word conversion result buffer 2. Configure the A/D interrupt (if required): • Selectable Buffer Fill modes a) Clear the AD1IF bit. • Four result alignment options b) Select A/D interrupt priority. • Operation during CPU Sleep and Idle modes On all PIC24FJ64GB004 family devices, the 10-bit A/D Converter has 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.  2010 Microchip Technology Inc. DS39940D-page 259

PIC24FJ64GB004 FAMILY FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM Internal Data Bus AVDD VR+ AVSS ct e 16 el VREF+ SR VR- V VREF- Comparator VINH VR- VR+ AN0 S/H DAC VINL AN1 AN2 10-Bit SAR Conversion Logic VINH AN3 AN4 A X Data Formatting AN5 U M AN6 AN7 VINL ADC1BUF0: ADC1BUFF AN8 AD1CON1 AN9 AD1CON2 AN10 AD1CON3 AD1CHS0 AN11 VINH AD1PCFGL B AN12 X AD1PCFGH U VDDCORE M AD1CSSL AD1CSSH VBG/2 VINL VBG Sample Control Control Logic Conversion Control Input MUX Control Pin Config Control DS39940D-page 260  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1 R/W-0 U-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 ADON(1) — ADSIDL — — — FORM1 FORM0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0, HCS R/C-0, HCS SSRC2 SSRC1 SSRC0 — — ASAM SAMP DONE bit 7 bit 0 Legend: C = Clearable bit HCS = Hardware Clearable/Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ADON: A/D Operating Mode bit(1) 1 = A/D Converter module is operating 0 = A/D Converter is off bit 14 Unimplemented: Read as ‘0’ bit 13 ADSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-10 Unimplemented: Read as ‘0’ bit 9-8 FORM<1:0>: Data Output Format bits 11 = Signed fractional (sddd dddd dd00 0000) 10 = Fractional (dddd dddd dd00 0000) 01 = Signed integer (ssss sssd dddd dddd) 00 = Integer (0000 00dd dddd dddd) bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU event ends sampling and starts conversion 101 = Reserved 100 = Timer5 compare ends sampling and starts conversion 011 = Reserved 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing the SAMP bit ends sampling and starts conversion bit 4-3 Unimplemented: Read as ‘0’ bit 2 ASAM: A/D Sample Auto-Start bit 1 = Sampling begins immediately after the last conversion completes; SAMP bit is auto-set 0 = Sampling begins when the SAMP bit is set bit 1 SAMP: A/D Sample Enable bit 1 = A/D sample/hold amplifier is sampling input 0 = A/D sample/hold amplifier is holding bit 0 DONE: A/D Conversion Status bit 1 = A/D conversion is done 0 = A/D conversion is NOT done Note 1: Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.  2010 Microchip Technology Inc. DS39940D-page 261

PIC24FJ64GB004 FAMILY REGISTER 22-2: AD1CON2: A/D CONTROL REGISTER 2 R/W-0 R/W-0 R/W-0 r-0 U-0 R/W-0 U-0 U-0 VCFG2 VCFG1 VCFG0 r — CSCNA — — bit 15 bit 8 R-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 BUFS — SMPI3 SMPI2 SMPI1 SMPI0 BUFM ALTS bit 7 bit 0 Legend: r = Reserved bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits VCFG<2:0> VR+ VR- 000 AVDD AVSS 001 External VREF+ pin AVSS 010 AVDD External VREF- pin 011 External VREF+ pin External VREF- pin 1xx AVDD AVSS bit 12 Reserved: Maintain as ‘0’ bit 11 Unimplemented: Read as ‘0’ bit 10 CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs bit 9-8 Unimplemented: Read as ‘0’ bit 7 BUFS: Buffer Fill Status bit (valid only when BUFM = 1) 1 = A/D is currently filling buffer 08-0F; user should access data in 00-07 0 = A/D is currently filling buffer 00-07; user should access data in 08-0F bit 6 Unimplemented: Read as ‘0’ bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits 1111 = Interrupts are at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts are at the completion of conversion for each 15th sample/convert sequence ..... 0001 = Interrupts are at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts are at the completion of conversion for each sample/convert sequence bit 1 BUFM: Buffer Mode Select bit 1 = Buffer is configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>) 0 = Buffer is configured as one 16-word buffer (ADC1BUFn<15:0>) bit 0 ALTS: Alternate Input Sample Mode Select bit 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples 0 = Always uses MUX A input multiplexer settings DS39940D-page 262  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3 R/W-0 r-0 r-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADRC r r SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADCS7 ADCS6 ADCS5 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0 bit 7 bit 0 Legend: r = Reserved bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 ADRC: A/D Conversion Clock Source bit 1 = A/D internal RC clock 0 = Clock derived from system clock bit 14-13 Reserved: Maintain as ‘0’ bit 12-8 SAMC<4:0>: Auto-Sample Time bits 11111 = 31 TAD ····· 00001 = 1 TAD 00000 = 0 TAD (not recommended) bit 7-0 ADCS<7:0>: A/D Conversion Clock Select bits 11111111 to 01000000 = Reserved ······ 00111111 = 64 • TCY ······ 00000001 = 2 • TCY 00000000 = TCY  2010 Microchip Technology Inc. DS39940D-page 263

PIC24FJ64GB004 FAMILY REGISTER 22-4: AD1CHS: A/D INPUT SELECT REGISTER R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CH0NB — — CH0SB4(1,2) CH0SB3(1,2) CH0SB2(1,2) CH0SB1(1,2) CH0SB0(1,2) bit 15 bit 8 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CH0NA — — CH0SA4 CH0SA3 CH0SA2 CH0SA1 CH0SA0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CH0NB: Channel 0 Negative Input Select for MUX B Multiplexer Setting bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VR- bit 14-13 Unimplemented: Read as ‘0’ bit 12-8 CH0SB<4:0>: Channel 0 Positive Input Select for MUX B Multiplexer Setting bits(1,2) 11111 = Channel 0 positive input is reserved for CTMU use only(3) 1xxxx = Unimplemented; do not use. 01111 = Channel 0 positive input is internal band gap reference (VBG) 01110 = Channel 0 positive input is VBG/2 01101 = Channel 0 positive input is voltage regulator output (VDDCORE) 01100 = Channel 0 positive input is AN12 01011 = Channel 0 positive input is AN11 01010 = Channel 0 positive input is AN10 01001 = Channel 0 positive input is AN9 01000 = Channel 0 positive input is AN8 00111 = Channel 0 positive input is AN7 00110 = Channel 0 positive input is AN6 00101 = Channel 0 positive input is AN5 00100 = Channel 0 positive input is AN4 00011 = Channel 0 positive input is AN3 00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0 bit 7 CH0NA: Channel 0 Negative Input Select for MUX A Multiplexer Setting bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VR- bit 6-5 Unimplemented: Read as ‘0’ bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for MUX A Multiplexer Setting bits Implemented combinations are identical to those for CH0SB<4:0> (above). Note 1: Combinations not shown here are unimplemented; do not use. 2: Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; do not use. 3: Selecting this internal channel allows the CTMU module to utilize the A/D Converter sample and hold capacitor (CAD) for the smallest time measurements. DS39940D-page 264  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 22-5: AD1PCFG: A/D PORT CONFIGURATION REGISTER R/W-0 R/W-0 R/W-0 R/W-0(1) R/W-0 R/W-0 R/W-0 R/W-0(1) PCFG15 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 PCFG9 PCFG8 bit 15 bit 8 R/W-0(1) R/W-0(1) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PCFG7 PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 PCFG15: A/D Input Band Gap Reference Enable bit 1 = Internal band gap (VBG) reference channel is disabled 0 = Internal band gap reference channel is enabled bit 14 PCFG14: A/D Input Half Band Gap Reference Enable bit 1 = Internal half band gap (VBG/2) reference channel is disabled 0 = Internal half band gap reference channel is enabled bit 13 PCFG13: A/D Input Voltage Regulator Output Reference Enable bit 1 = Internal voltage regulator output (VDDCORE) reference channel is disabled 0 = Internal voltage regulator output reference channel is enabled bit 12-0 PCFG<12:0>: Analog Input Pin Configuration Control bits(1) 1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read is enabled 0 = Pin is configured in Analog mode; I/O port read is disabled, A/D samples pin voltage Note 1: Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; leave these corresponding bits set.  2010 Microchip Technology Inc. DS39940D-page 265

PIC24FJ64GB004 FAMILY REGISTER 22-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER R/W-0 R/W-0 R/W-0 R/W-0(1) R/W-0 R/W-0 R/W-0 R/W-0 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8(1) bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CSSL15: A/D Input Band Gap Scan Enable bit 1 = Internal band gap (VBG) channel is enabled for input scan 0 = Analog channel is disabled from input scan bit 14 CSSL14: A/D Input Half Band Gap Scan Enable bit 1 = Internal half band gap (VBG/2) channel is enabled for input scan 0 = Analog channel is disabled from input scan bit 13 CSSL13: A/D Input Voltage Regulator Output Scan Enable bit 1 = Internal voltage regulator output (VDDCORE) is enabled for input scan 0 = Analog channel is disabled from input scan bit 12-0 CSSL<12:0>: A/D Input Pin Scan Selection bits(1) 1 = Corresponding analog channel is selected for input scan 0 = Analog channel is omitted from input scan Note 1: Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; leave these corresponding bits cleared. DS39940D-page 266  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY EQUATION 22-1: A/D CONVERSION CLOCK PERIOD(1) TAD ADCS = – 1 TCY TAD = TCY • (ADCS + 1) Note 1: Based on TCY = 2 * TOSC, Doze mode and PLL are disabled. FIGURE 22-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL VDD RIC  250 Sampling RSS  5 k(Typical) Switch VT = 0.6V Rs ANx RSS CHOLD VA C6-P1I1N pF VT = 0.6V IL5E0A0K AnGAE == A4.D4 Cp Fc a(pTaypciitcaanl)ce (Typical) VSS Legend: CPIN = Input Capacitance VT = Threshold Voltage ILEAKAGE = Leakage Current at the pin due to various junctions RIC = Interconnect Resistance RSS = Sampling Switch Resistance CHOLD = Sample/Hold Capacitance (from DAC) Note: CPIN value depends on device package and is not tested. The effect of CPIN is negligible if Rs  5 k.  2010 Microchip Technology Inc. DS39940D-page 267

PIC24FJ64GB004 FAMILY FIGURE 22-3: A/D TRANSFER FUNCTION Output Code (Binary (Decimal)) 11 1111 1111 (1023) 11 1111 1110 (1022) 10 0000 0011 (515) 10 0000 0010 (514) 10 0000 0001 (513) 10 0000 0000 (512) 01 1111 1111 (511) 01 1111 1110 (510) 01 1111 1101 (509) 00 0000 0001 (1) 00 0000 0000 (0) Voltage Level 0 V-R V+ – V-RRV- +R1024 512*(V+ – V-)RR 1024 1023*(V+ – V-)RR 1024V+R (V – V)INHINL V- +R V- +R DS39940D-page 268  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 23.0 TRIPLE COMPARATOR The comparator outputs may be directly connected to MODULE the CxOUT pins. When the respective COE equals ‘1’, the I/O pad logic makes the unsynchronized output of Note: This data sheet summarizes the features the comparator available on the pin. of this group ofPIC24F devices. It is not A simplified block diagram of the module in shown in intended to be a comprehensive reference Figure23-1. Diagrams of the possible individual source. For more information, refer to the comparator configurations are shown in Figure23-2. associated “PIC24F Family Reference Each comparator has its own control register, Manual”, Section 46. “Scalable CMxCON (Register23-1), for enabling and configuring Comparator Module” (DS39734). its operation. The output and event status of all three The triple comparator module provides three dual input comparators are provided in the CMSTAT register comparators. The inputs to the comparator can be con- (Register23-2). figured to use any one of four external analog inputs, as well as voltage reference inputs from the voltage reference generator and band gap reference. FIGURE 23-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM EVPOL<1:0> CCH<1:0> CREF Trigger/Interrupt CEVT Logic CPOL COE VIN- C1 CXINB VIN+ Input C1OUT CXINC Select COUT Pin Logic CXIND EVPOL<1:0> CVREF- Trigger/Interrupt CEVT Logic CPOL COE VIN- C2 VIN+ C2OUT COUT Pin EVPOL<1:0> CXINA Trigger/Interrupt CEVT CVREF+ Logic CPOL COE VIN- C3 VIN+ C3OUT COUT Pin  2010 Microchip Technology Inc. DS39940D-page 269

PIC24FJ64GB004 FAMILY FIGURE 23-2: INDIVIDUAL COMPARATOR CONFIGURATIONS Comparator Off CEN=0, CREF=x, CCH<1:0>=xx COE VIN- Cx VIN+ Off (Read as ‘0’) CxOUT Pin Comparator CxINB > CxINA Compare Comparator CxINC > CxINA Compare CEN=1, CREF=0, CCH<1:0>=00 CEN=1, CREF=0, CCH<1:0>=01 COE COE CXINB VIN- CXINC VIN- Cx Cx VIN+ VIN+ CXINA CxOUT CXINA CxOUT Pin Pin Comparator CxIND > CxINA Compare Comparator CVREF- > CxINA Compare CEN=1, CREF=0, CCH<1:0>=10 CEN=1, CREF=0, CCH<1:0>=11 COE COE CXIND VIN- CVREF- VIN- Cx Cx CXINA VIN+ CxOUT CXINA VIN+ CxOUT Pin Pin Comparator CxINB > CVREF+ Compare Comparator CxINC > CVREF+ Compare CEN=1, CREF=1, CCH<1:0>=00 CEN=1, CREF=1, CCH<1:0>=01 COE COE CXINB VIN- CXINC VIN- Cx Cx VIN+ VIN+ CVREF+ CxOUT CVREF+ CxOUT Pin Pin Comparator CxIND > CVREF+ Compare Comparator CVREF- > CVREF+ Compare CEN=1, CREF=1, CCH<1:0>=10 CEN=1, CREF=1, CCH<1:0>=11 COE COE CXIND VIN- CVREF- VIN- Cx Cx CVREF+ VIN+ CxOUT CVREF+ VIN+ CxOUT Pin Pin DS39940D-page 270  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 R-0 CEN COE CPOL — — — CEVT COUT bit 15 bit 8 R/W-0 R/W-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0 EVPOL1 EVPOL0 — CREF — — CCH1 CCH0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CEN: Comparator Enable bit 1 = Comparator is enabled 0 = Comparator is disabled bit 14 COE: Comparator Output Enable bit 1 = Comparator output is present on the CxOUT pin. 0 = Comparator output is internal only bit 13 CPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted 0 = Comparator output is not inverted bit 12-10 Unimplemented: Read as ‘0’ bit 9 CEVT: Comparator Event bit 1 = Comparator event defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts are disabled until the bit is cleared 0 = Comparator event has not occurred bit 8 COUT: Comparator Output bit When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- When CPOL = 1: 1 = VIN+ < VIN- 0 = VIN+ > VIN- bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits 11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT=0) 10 = Trigger/event/interrupt generated on transition of the comparator output: If CPOL = 0 (non-inverted polarity): High-to-low transition only. If CPOL = 1 (inverted polarity): Low-to-high transition only. 01 = Trigger/event/interrupt generated on transition of comparator output: If CPOL = 0 (non-inverted polarity): Low-to-high transition only. If CPOL = 1 (inverted polarity): High-to-low transition only. 00 = Trigger/event/interrupt generation is disabled bit 5 Unimplemented: Read as ‘0’  2010 Microchip Technology Inc. DS39940D-page 271

PIC24FJ64GB004 FAMILY REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED) bit 4 CREF: Comparator Reference Select bits (non-inverting input) 1 = Non-inverting input connects to internal CVREF+ input reference voltage 0 = Non-inverting input connects to CxINA pin bit 3-2 Unimplemented: Read as ‘0’ bit 1-0 CCH<1:0>: Comparator Channel Select bits 11 = Inverting input of comparator connects to CVREF- input reference voltage 10 = Inverting input of comparator connects to CxIND pin 01 = Inverting input of comparator connects to CxINC pin 00 = Inverting input of comparator connects to CxINB pin REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER R/W-0 U-0 U-0 U-0 U-0 R-0 R-0 R-0 CMIDL — — — — C3EVT C2EVT C1EVT bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R-0 R-0 R-0 — — — — — C3OUT C2OUT C1OUT bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CMIDL: Comparator Stop in Idle Mode bit 1 = Discontinue operation of all comparators when device enters Idle mode 0 = Continue operation of all enabled comparators in Idle mode bit 14-11 Unimplemented: Read as ‘0’ bit 10 C3EVT: Comparator 3 Event Status bit (read-only) Shows the current event status of Comparator 3 (CM3CON<9>). bit 9 C2EVT: Comparator 2 Event Status bit (read-only) Shows the current event status of Comparator 2 (CM2CON<9>). bit 8 C1EVT: Comparator 1 Event Status bit (read-only) Shows the current event status of Comparator 1 (CM1CON<9>). bit 7-3 Unimplemented: Read as ‘0’ bit 2 C3OUT: Comparator 3 Output Status bit (read-only) Shows the current output of Comparator 3 (CM3CON<8>). bit 1 C2OUT: Comparator 2 Output Status bit (read-only) Shows the current output of Comparator 2 (CM2CON<8>). bit 0 C1OUT: Comparator 1 Output Status bit (read-only) Shows the current output of Comparator 1 (CM1CON<8>). DS39940D-page 272  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 24.0 COMPARATOR VOLTAGE voltage, each with 16 distinct levels. The range to be REFERENCE used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the Note: This data sheet summarizes the features steps selected by the CVREF Selection bits of this group of PIC24F devices. It is not (CVR<3:0>), with one range offering finer resolution. intended to be a comprehensive reference The comparator reference supply voltage can come source. For more information, refer to the from either VDD and VSS, or the external VREF+ and “PIC24F Family Reference Manual”, VREF-. The voltage source is selected by the CVRSS Section 20. “Comparator Voltage bit (CVRCON<4>). Reference Module” (DS39709). The settling time of the comparator voltage reference must be considered when changing the CVREF 24.1 Configuring the Comparator output. Voltage Reference The voltage reference module is controlled through the CVRCON register (Register24-1). The comparator voltage reference provides two ranges of output FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM CVRSS = 1 VREF+ AVDD CVRSS = 0 8R CVR<3:0> CVREFP R CVREN R VREF+ 1 R CVREF+ 0 R X U M 16 Steps 1 6-to- CVREF 1 R R CVROE R CVREFM<1:0> CVRR 8R VREF- CVRSS = 1 VREF+ 11 VBG/6 10 CVREF- CVRSS = 0 VBG 01 AVSS VBG/2 00  2010 Microchip Technology Inc. DS39940D-page 273

PIC24FJ64GB004 FAMILY REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 — — — — — CVREFP CVREFM1 CVREFM0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as ‘0’ bit 10 CVREFP: CVREF+ Reference Output Select bit 1 = Use VREF+ input pin as CVREF+ reference output to comparators 0 = Use comparator voltage reference module’s generated output as CVREF+ reference output to comparators bit 9-8 CVREFM<1:0>: CVREF- Reference Output Select bits 11 = Use VREF+ input pin as CVREF- reference output to comparators 10 = Use VBG/6 as CVREF- reference output to comparators 01 = Use VBG as CVREF- reference output to comparators 00 = Use VBG/2 as CVREF- reference output to comparators bit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit is powered on 0 = CVREF circuit is powered down bit 6 CVROE: Comparator VREF Output Enable bit 1 = CVREF voltage level is output on CVREF pin 0 = CVREF voltage level is disconnected from CVREF pin bit 5 CVRR: Comparator VREF Range Selection bit 1 = CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size 0 = CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size bit 4 CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ – VREF- 0 = Comparator reference source, CVRSRC = AVDD – AVSS bit 3-0 CVR<3:0>: Comparator VREF Value Selection (0  CVR<3:0>  15) bits When CVRR = 1: CVREF = (CVR<3:0>/24)  (CVRSRC) When CVRR = 0: CVREF = 1/4  (CVRSRC) + (CVR<3:0>/32)  (CVRSRC) DS39940D-page 274  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 25.0 CHARGE TIME 25.1 Measuring Capacitance MEASUREMENT UNIT (CTMU) The CTMU module measures capacitance by generat- ing an output pulse, with a width equal to the time Note: This data sheet summarizes the features between edge events, on two separate input channels. of this group ofPIC24F devices. It is not The pulse edge events to both input channels can be intended to be a comprehensive reference selected from four sources: two internal peripheral source. For more information, refer to the modules (OC1 and Timer1) and two external pins associated “PIC24F Family Reference (CTEDG1 and CTEDG2). This pulse is used with the Manual”, Section 11. “Charge Time module’s precision current source to calculate Measurement Unit (CTMU)” (DS39724). capacitance according to the relationship: The Charge Time Measurement Unit is a flexible dV i = C • analog module that provides accurate differential time dT measurement between pulse sources, as well as asynchronous pulse generation. Its key features For capacitance measurements, the A/D Converter include: samples an external capacitor (CAPP) on one of its input channels after the CTMU output’s pulse. A Preci- • Four edge input trigger sources sion Resistor (RPR) provides current source calibration • Polarity control for each edge source on a second A/D channel. After the pulse ends, the • Control of edge sequence converter determines the voltage on the capacitor. The • Control of response to edges actual calculation of capacitance is performed in • Time measurement resolution of 1nanosecond software by the application. • Accurate current source suitable for capacitive Figure25-1 shows the external connections used for measurement capacitance measurements, and how the CTMU and Together with other on-chip analog modules, the CTMU A/D modules are related in this application. This can be used to precisely measure time, measure example also shows the edge events coming from capacitance, measure relative changes in capacitance Timer1, but other configurations using external edge or generate output pulses that are independent of the sources are possible. A detailed discussion on system clock. The CTMU module is ideal for interfacing measuring capacitance and time with the CTMU with capacitive-based sensors. module is provided in the “PIC24F Family Reference Manual”. The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module and controls edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source. FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT PIC24F Device Timer1 CTMU EDG1 Current Source EDG2 Output Pulse A/D Converter ANx ANY CAPP RPR  2010 Microchip Technology Inc. DS39940D-page 275

PIC24FJ64GB004 FAMILY 25.2 Measuring Time 25.3 Pulse Generation and Delay Time measurements on the pulse width can be similarly The CTMU module can also generate an output pulse with performed using the A/D module’s internal capacitor edges that are not synchronous with the device’s system (CAD) and a precision resistor for current calibration. clock. More specifically, it can generate a pulse with a Figure25-2 shows the external connections used for programmable delay from an edge event input to the module. time measurements, and how the CTMU and A/D When the module is configured for pulse generation modules are related in this application. This example also delay by setting the TGEN bit (CTMUCON<12>), the shows both edge events coming from the external internal current source is connected to the B input of CTEDG pins, but other configurations using internal Comparator 2. A capacitor (CDELAY) is connected to edge sources are possible. For the smallest time the Comparator 2 pin, C2INB, and the comparator volt- measurements, select the internal A/D Channel 31, age reference, CVREF, is connected to C2INA. CVREF CH0S<4:0> = 11111. This minimizes any stray is then configured for a specific trip point. The module capacitance that may otherwise be associated with begins to charge CDELAY when an edge event is using an input pin, thus keeping the total capacitance detected. When CDELAY charges above the CVREF trip to that of the A/D Converter itself (4-5 pF). A detailed point, a pulse is output on CTPLS. The length of the discussion on measuring capacitance and time with the pulse delay is determined by the value of CDELAY and CTMU module is provided in the “PIC24F Family the CVREF trip point. Reference Manual”. Figure25-3 shows the external connections for pulse generation, as well as the relationship of the different ana- log modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the “PIC24F Family Reference Manual”. FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT PIC24F Device CTMU CTEDG1 EDG1 Current Source CTEDG2 EDG2 Output Pulse ANx A/D Converter RPR CAD FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION PIC24F Device CTMU CTEDG1 EDG1 CTPLS Current Source Comparator C2INB C2 CDELAY CVREF DS39940D-page 276  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CTMUEN — CTMUSIDL TGEN(1) EDGEN EDGSEQEN IDISSEN CTTRIG bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 EDG2POL EDG2SEL1 EDG2SEL0 EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15 CTMUEN: CTMU Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as ‘0’ bit 13 CTMUSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 TGEN: Time Generation Enable bit(1) 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked bit 10 EDGSEQEN: Edge Sequence Enable bit 1 = Edge 1 event must occur before Edge 2 event can occur 0 = No edge sequence is needed bit 9 IDISSEN: Analog Current Source Control bit 1 = Analog current source output is grounded 0 = Analog current source output is not grounded bit 8 CTTRIG: Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled bit 7 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 programmed for a positive edge response 0 = Edge 2 programmed for a negative edge response bit 6-5 EDG2SEL<1:0>: Edge 2 Source Select bits 11 = CTED1 pin 10 = CTED2 pin 01 = OC1 module 00 = Timer1 module bit 4 EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 programmed for a positive edge response 0 = Edge 1 programmed for a negative edge response Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see Section10.4 “Peripheral Pin Select (PPS)”.  2010 Microchip Technology Inc. DS39940D-page 277

PIC24FJ64GB004 FAMILY REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 3-2 EDG1SEL<1:0>: Edge 1 Source Select bits 11 = CTED1 pin 10 = CTED2 pin 01 = OC1 module 00 = Timer1 module bit 1 EDG2STAT: Edge 2 Status bit 1 = Edge 2 event has occurred 0 = Edge 2 event has not occurred bit 0 EDG1STAT: Edge 1 Status bit 1 = Edge 1 event has occurred 0 = Edge 1 event has not occurred Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see Section10.4 “Peripheral Pin Select (PPS)”. REGISTER 25-2: CTMUICON: CTMU CURRENT CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ITRIM5 ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 IRNG1 IRNG0 bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — — — bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-10 ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 . . . . . 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current . . . . . 100010 100001 = Maximum negative change from nominal current bit 9-8 IRNG<1:0>: Current Source Range Select bits 11 = 100  Base Current 10 = 10  Base Current 01 = Base current level (0.55A nominal) 00 = Current source disabled bit 7-0 Unimplemented: Read as ‘0’ DS39940D-page 278  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 26.0 SPECIAL FEATURES 26.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GB004 Note: This data sheet summarizes the features FAMILY DEVICES of this group of PIC24F devices. It is not In PIC24FJ64GB004 family devices, the configuration intended to be a comprehensive reference bytes are implemented as volatile memory. This means source. For more information, refer to the that configuration data must be programmed each time following sections of the “PIC24F Family the device is powered up. Configuration data is stored Reference Manual”: in the three words at the top of the on-chip program • Section 9. “Watchdog Timer (WDT)” memory space, known as the Flash Configuration (DS39697) Words. Their specific locations are shown in • Section 32. “High-Level Device Table26-1. These are packed representations of the Integration” (DS39719) actual device Configuration bits, whose actual • Section 33. “Programming and locations are distributed among several locations in Diagnostics” (DS39716) configuration space. The configuration data is automat- ically loaded from the Flash Configuration Words to the PIC24FJ64GB004 family devices include several proper Configuration registers during device Resets. features intended to maximize application flexibility and reliability, and minimize cost through elimination of Note: Configuration data is reloaded on all types external components. These are: of device Resets. • Flexible Configuration When creating applications for these devices, users • Watchdog Timer (WDT) should always specifically allocate the location of the • Code Protection Flash Configuration Word for configuration data. This is • JTAG Boundary Scan Interface to make certain that program code is not stored in this address when the code is compiled. • In-Circuit Serial Programming • In-Circuit Emulation The upper byte of all Flash Configuration Words in program memory should always be ‘1111 1111’. This 26.1 Configuration Bits makes them appear to be NOP instructions in the remote event that their locations are ever executed by The Configuration bits can be programmed (read as ‘0’), accident. Since Configuration bits are not implemented or left unprogrammed (read as ‘1’), to select various in the corresponding locations, writing ‘1’s to these device configurations. These bits are mapped starting at locations has no effect on device operation. program memory location F80000h. A detailed explana- Note: Performing a page erase operation on the tion of the various bit functions is provided in last page of program memory clears the Register26-1 through Register26-6. Flash Configuration Words, enabling code Note that address F80000h is beyond the user program protection as a result. Therefore, users memory space. In fact, it belongs to the configuration should avoid performing page erase memory space (800000h-FFFFFFh) which can only be operations on the last page of program accessed using table reads and table writes. memory. TABLE 26-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ64GB004 FAMILY DEVICES Configuration Word Addresses Device 1 2 3 4 PIC24FJ32GB00X 57FEh 57FCh 57FAh 57F8h PIC24FJ64GB00X ABFEh ABFCh ABFAh ABF8h  2010 Microchip Technology Inc. DS39940D-page 279

PIC24FJ64GB004 FAMILY REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 — — — — — — — — bit 23 bit 16 r-x R/PO-1 R/PO-1 R/PO-1 R/PO-1 U-1 R/PO-1 R/PO-1 r JTAGEN(1) GCP GWRP DEBUG — ICS1 ICS0 bit 15 bit 8 R/PO-1 R/PO-1 U-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 FWDTEN WINDIS — FWPSA WDTPS3 WDTPS2 WDTPS1 WDTPS0 bit 7 bit 0 Legend: r = Reserved bit R = Readable bit PO = Program Once bit U = Unimplemented bit, read as ‘0’ -n = Value when device is unprogrammed ‘1’ = Bit is set ‘0’ = Bit is cleared bit 23-16 Unimplemented: Read as ‘1’ bit 15 Reserved: The value is unknown; program as ‘0’ bit 14 JTAGEN: JTAG Port Enable bit(1) 1 = JTAG port is enabled 0 = JTAG port is disabled bit 13 GCP: General Segment Program Memory Code Protection bit 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space bit 12 GWRP: General Segment Code Flash Write Protection bit 1 = Writes to program memory are allowed 0 = Writes to program memory are disabled bit 11 DEBUG: Background Debugger Enable bit 1 = Device resets into Operational mode 0 = Device resets into Debug mode bit 10 Unimplemented: Read as ‘1’ bit 9-8 ICS<1:0>: Emulator Pin Placement Select bits 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use bit 7 FWDTEN: Watchdog Timer Enable bit 1 = Watchdog Timer is enabled 0 = Watchdog Timer is disabled bit 6 WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; FWDTEN must be ‘1’ bit 5 Unimplemented: Read as ‘1’ bit 4 FWPSA: WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32 Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming™ (ICSP™). It cannot be modified while connected through the JTAG interface. DS39940D-page 280  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED) bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1 Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming™ (ICSP™). It cannot be modified while connected through the JTAG interface.  2010 Microchip Technology Inc. DS39940D-page 281

PIC24FJ64GB004 FAMILY REGISTER 26-2: CW2: FLASH CONFIGURATION WORD 2 U-1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 — — — — — — — — bit 23 bit 16 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 IESO PLLDIV2 PLLDIV1 PLLDIV0 PLL96MHZ FNOSC2 FNOSC1 FNOSC0 bit 15 bit 8 R/PO-1 R/PO-1 R/PO-1 R/PO-1 U-1 R/PO-1 R/PO-1 R/PO-1 FCKSM1 FCKSM0 OSCIOFCN IOL1WAY — I2C1SEL POSCMD1 POSCMD0 bit 7 bit 0 Legend: R = Readable bit PO = Program Once bit U = Unimplemented bit, read as ‘0’ -n = Value when device is unprogrammed ‘1’ = Bit is set ‘0’ = Bit is cleared bit 23-16 Unimplemented: Read as ‘1’ bit 15 IESO: Internal External Switchover bit 1 = IESO mode (Two-Speed Start-up) is enabled 0 = IESO mode (Two-Speed Start-up) is disabled bit 14-12 PLLDIV<2:0>: USB 96 MHz PLL Prescaler Select bits 111 = Oscillator input divided by 12 (48MHz input) 110 = Oscillator input divided by 8 (32MHz input) 101 = Oscillator input divided by 6 (24MHz input) 100 = Oscillator input divided by 5 (20MHz input) 011 = Oscillator input divided by 4 (16MHz input) 010 = Oscillator input divided by 3 (12MHz input) 001 = Oscillator input divided by 2 (8MHz input) 000 = Oscillator input used directly (4MHz input) bit 11 PLL96MHZ: USB 96 MHz PLL Start-up Enable bit 1 = 96 MHz PLL is enabled automatically on start-up 0 = 96 MHz PLL is enabled by user in software (controlled with the PLLEN bit in CLKDIV<5>) bit 10-8 FNOSC<2:0>: Initial Oscillator Select bits 111 = Fast RC Oscillator with Postscaler (FRCDIV) 110 = Reserved 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC) bit 7-6 FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits 1x = Clock switching and Fail-Safe Clock Monitor are disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled bit 5 OSCIOFCN: OSCO Pin Configuration bit If POSCMD<1:0> = 11 or 00: 1 = OSCO/CLKO/RA3 functions as CLKO (FOSC/2) 0 = OSCO/CLKO/RA3 functions as port I/O (RC15) If POSCMD<1:0> = 10 or 01: OSCIOFCN has no effect on OSCO/CLKO/RA3. DS39940D-page 282  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 26-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED) bit 4 IOL1WAY: IOLOCK One-Way Set Enable bit 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time. 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed bit 3 Unimplemented: Read as ‘1’ bit 2 I2C1SEL: I2C1 Pin Select bit 1 = Use default SCL1/SDA1 pins 0 = Use alternate SCL1/SDA1 pins bit 1-0 POSCMD<1:0>: Primary Oscillator Configuration bits 11 = Primary Oscillator is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected 00 = EC Oscillator mode is selected  2010 Microchip Technology Inc. DS39940D-page 283

PIC24FJ64GB004 FAMILY REGISTER 26-3: CW3: FLASH CONFIGURATION WORD 3 U-1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 — — — — — — — — bit 23 bit 16 R/PO-1 R/PO-1 R/PO-1 U-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 WPEND WPCFG WPDIS — WUTSEL1 WUTSEL0 SOSCSEL1(1) SOSCSEL0(1) bit 15 bit 8 U-1 U-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 — — WPFP5 WPFP4 WPFP3 WPFP2 WPFP1 WPFP0 bit 7 bit 0 Legend: R = Readable bit PO = Program Once bit U = Unimplemented bit, read as ‘0’ -n = Value when device is unprogrammed ‘1’ = Bit is set ‘0’ = Bit is cleared bit 23-16 Unimplemented: Read as ‘1’ bit 15 WPEND: Segment Write Protection End Page Select bit 1 = Protected code segment lower boundary is at the bottom of program memory (000000h); upper boundary is the code page specified by WPFP<8:0> 0 = Protected code segment upper boundary is at the last page of program memory; lower boundary is the code page specified by WPFP<8:0> bit 14 WPCFG: Configuration Word Code Page Protection Select bit 1 = Last page (at the top of program memory) and Flash Configuration Words are not protected 0 = Last page and Flash Configuration Words are code-protected bit 13 WPDIS: Segment Write Protection Disable bit 1 = Segmented code protection is disabled 0 = Segmented code protection is enabled; protected segment is defined by WPEND, WPCFG and WPFPx Configuration bits bit 12 Unimplemented: Read as ‘1’ bit 11-10 WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits 11 = Default regulator start-up time is used 01 = Fast regulator start-up time is used x0 = Reserved; do not use bit 9-8 SOSCSEL<1:0>: Secondary Oscillator Power Mode Select bits(1) 11 = SOSC pins are in default (high drive strength) oscillator mode 01 = SOSC pins are in Low-Power (low drive strength) Oscillator mode 00 = SOSC pins have digital I/O functions (RA4, RB4); SCLKI can be used 10 = Reserved bit 7-6 Unimplemented: Read as ‘1’ bit 5-0 WPFP<5:0>: Protected Code Segment Boundary Page bits Designates the 512 instruction page that is the boundary of the protected code segment, starting with Page 9 at the bottom of program memory. If WPEND = 1: Last address of designated code page is the upper boundary of the segment. If WPEND = 0: First address of designated code page is the lower boundary of the segment. Note 1: Digital functions on the SOSCI and SOSCO pins are only available when configured in Digital I/O mode (‘00’). DS39940D-page 284  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY REGISTER 26-4: CW4: FLASH CONFIGURATION WORD 4 U-1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 — — — — — — — — bit 23 bit 16 U-1 U-1 U-1 U-1 U-1 U-1 U-1 U-1 — — — — — — — — bit 15 bit 8 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 DSWDTEN DSBOREN RTCOSC DSWDTOSC DSWDTPS3 DSWDTPS2 DSWDTPS1 DSWDTPS0 bit 7 bit 0 Legend: R = Readable bit PO = Program Once bit U = Unimplemented bit, read as ‘0’ -n = Value when device is unprogrammed ‘1’ = Bit is set ‘0’ = Bit is cleared bit 23-8 Unimplemented: Read as ‘1’ bit 7 DSWDTEN: Deep Sleep Watchdog Timer Enable bit 1 = DSWDT is enabled 0 = DSWDT is disabled bit 6 DSBOREN: Deep Sleep BOR Enable bit 1 = BOR is enabled in Deep Sleep 0 = BOR is disabled in Deep Sleep (does not affect Sleep mode) bit 5 RTCOSC: RTCC Reference Clock Select bit 1 = RTCC uses SOSC as reference clock 0 = RTCC uses LPRC as reference clock bit 4 DSWDTOSC: DSWDT Reference Clock Select bit 1 = DSWDT uses LPRC as reference clock 0 = DSWDT uses SOSC as reference clock bit 3-0 DSWDTPS<3:0>: DSWDT Postscale select bits The DSWDT prescaler is 32; this creates an approximate base time unit of 1ms. 1111 = 1:2,147,483,648 (25.7 days) 1110 = 1:536,870,912 (6.4 days) 1101 = 1:134,217,728 (38.5 hours) 1100 = 1:33,554,432 (9.6 hours) 1011 = 1:8,388,608 (2.4 hours) 1010 = 1:2,097,152 (36 minutes) 1001 = 1:524,288 (9 minutes) 1000 = 1:131,072 (135 seconds) 0111 = 1:32,768 (34 seconds) 0110 = 1:8,192 (8.5 seconds) 0101 = 1:2,048 (2.1 seconds) 0100 = 1:512 (528 ms) 0011 = 1:128 (132 ms) 0010 = 1:32 (33 ms) 0001 = 1:8 (8.3 ms) 0000 = 1:2 (2.1 ms)  2010 Microchip Technology Inc. DS39940D-page 285

PIC24FJ64GB004 FAMILY REGISTER 26-5: DEVID: DEVICE ID REGISTER U U U U U U U U — — — — — — — — bit 23 bit 16 R R R R R R R R FAMID7 FAMID6 FAMID5 FAMID4 FAMID3 FAMID2 FAMID1 FAMID0 bit 15 bit 8 R R R R R R R R DEV7 DEV6 DEV5 DEV4 DEV3 DEV2 DEV1 DEV0 bit 7 bit 0 Legend: R = Read-Only bit U = Unimplemented bit bit 23-16 Unimplemented: Read as ‘1’ bit 15-8 FAMID<7:0>: Device Family Identifier bits 01000010 = PIC24FJ64GB004 family bit 7-0 DEV<7:0>: Individual Device Identifier bits 00000011 = PIC24FJ32GB002 00000111 = PIC24FJ64GB002 00001011 = PIC24FJ32GB004 00001111 = PIC24FJ64GB004 REGISTER 26-6: DEVREV: DEVICE REVISION REGISTER U U U U U U U U — — — — — — — — bit 23 bit 16 U U U U U U U U — — — — — — — — bit 15 bit 8 U U U U R R R R — — — — REV3 REV2 REV1 REV0 bit 7 bit 0 Legend: R = Read-only bit U = Unimplemented bit bit 23-4 Unimplemented: Read as ‘0’ bit 3-0 REV<3:0>: Minor Revision Identifier bits Encodes revision number of the device (sequential number only; no major/minor fields). DS39940D-page 286  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 26.2 On-Chip Voltage Regulator FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR All PIC24FJ64GB004 family devices power their core digital logic at a nominal 2.5V. This may create an issue Regulator Enabled (DISVREG tied to VSS): for designs that are required to operate at a higher 3.3V typical voltage, such as 3.3V. To simplify system PIC24FJ64GB004 design, all devices in the PIC24FJ64GB004 family VDD incorporate an on-chip regulator that allows the device DISVREG to run its core logic from VDD. The regulator is controlled by the DISVREG pin. Tying VSS VDDCORE/VCAP to the pin enables the regulator, which in turn, provides CEFC power to the core from the other VDD pins. When the reg- (10F typ) VSS ulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure26-1). This helps to maintain the stability of the Regulator Disabled (DISVREG tied to VDD): regulator. The recommended value for the Filter Capacitor 2.5V(1) 3.3V(1) (CEFC) is provided in Section29.1 “DC Characteristics”. PIC24FJ64GB004 If DISVREG is tied to VDD, the regulator is disabled. In VDD this case, separate power for the core logic, at a nomi- DISVREG nal 2.5V, must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage VDDCORE/VCAP levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower VSS nominal voltage. Refer to Figure26-1 for possible configurations. 26.2.1 VOLTAGE REGULATOR TRACKING Regulator Disabled (VDD tied to VDDCORE): MODE AND LOW-VOLTAGE 2.5V(1) DETECTION PIC24FJ64GB004 VDD When it is enabled, the on-chip regulator provides a DISVREG constant voltage of 2.5V nominal to the digital core logic. VDDCORE/VCAP The regulator can provide this level from a VDD of about VSS 2.5V, all the way up to the device’s VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent “brown-out” conditions when the volt- age drops too low for the regulator, the regulator enters Note 1: These are typical operating voltages. Refer Tracking mode. In Tracking mode, the regulator output to Section29.1 “DC Characteristics” for follows VDD with a typical voltage drop of 100mV. the full operating ranges of VDD and VDDCORE. When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the 26.2.2 ON-CHIP REGULATOR AND POR on-chip regulator includes a simple, Low-Voltage When the voltage regulator is enabled, it takes approxi- Detect circuit. When VDD drops below full-speed oper- mately 10s for it to generate output. During this time, ating voltage, the circuit sets the Low-Voltage Detect designated as TPM, code execution is disabled. TPM is Interrupt Flag, LVDIF (IFS4<8>). This can be used to applied every time the device resumes operation after generate an interrupt and put the application into a any power-down, including Sleep mode. TPM is Low-Power Operational mode or trigger an orderly determined by the setting of the PMSLP bit (RCON<8>) shutdown. and the WUTSEL Configuration bits (CW3<11:10>). Low-Voltage Detection is only available when the Note: For more information on TPM, see regulator is enabled. Section29.0 “Electrical Characteristics”. If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64ms nominal delay at device start-up (POR or BOR only).  2010 Microchip Technology Inc. DS39940D-page 287

PIC24FJ64GB004 FAMILY When waking up from Sleep mode with the regulator 26.3 Watchdog Timer (WDT) disabled, TPM is used to determine the wake-up time. To decrease the device wake-up time when operating For PIC24FJ64GB004 family devices, the WDT is with the regulator disabled, the PMSLP bit can be set. driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled. 26.2.3 ON-CHIP REGULATOR AND BOR The nominal WDT clock source from LPRC is 31kHz. When the on-chip regulator is enabled, This feeds a prescaler that can be configured for either PIC24FJ64GB004 family devices also have a simple 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. brown-out capability. If the voltage supplied to the regu- The prescaler is set by the FWPSA Configuration bit. lator is inadequate to maintain the tracking level, the With a 31kHz input, the prescaler yields a nominal regulator Reset circuitry will generate a Brown-out WDT time-out period (TWDT) of 1ms in 5-bit mode, or Reset. This event is captured by the BOR flag bit 4ms in 7-bit mode. (RCON<1>). The brown-out voltage specifications are A variable postscaler divides down the WDT prescaler provided in Section29.0 “Electrical Characteristics”. output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> 26.2.4 POWER-UP REQUIREMENTS Configuration bits (CW1<3:0>), which allow the selec- The on-chip regulator is designed to meet the power-up tion of a total of 16 settings, from 1:1 to 1:32,768. Using requirements for the device. If the application does not the prescaler and postscaler time-out periods, ranging use the regulator, then strict power-up conditions must from 1ms to 131 seconds can be achieved. be adhered to. While powering up, VDDCORE must The WDT, prescaler and postscaler are reset: never exceed VDD by 0.3 volts. • On any device Reset Note: For more information, see Section29.0 • On the completion of a clock switch, whether “Electrical Characteristics”. invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware 26.2.5 VOLTAGE REGULATOR STANDBY (i.e., Fail-Safe Clock Monitor) MODE • When a PWRSAV instruction is executed When enabled, the on-chip regulator always consumes (i.e., Sleep or Idle mode is entered) a small incremental amount of current over IDD/IPD, • When the device exits Sleep or Idle mode to including when the device is in Sleep mode, even resume normal operation though the core digital logic does not require power. To • By a CLRWDT instruction during normal execution provide additional savings in applications where power resources are critical, the regulator automatically If the WDT is enabled, it will continue to run during places itself into Standby mode whenever the device Sleep or Idle modes. When the WDT time-out occurs, goes into Sleep mode by removing power from the the device will wake the device and code execution will Flash program memory. This feature is controlled by continue from where the PWRSAV instruction was the PMSLP bit (RCON<8>). By default, this bit is executed. The corresponding SLEEP or IDLE bits cleared, which enables Standby mode. (RCON<3:2>) will need to be cleared in software after the device wakes up. For PIC24FJ64GB004 family devices, the time required for regulator wake-up from Standby mode is The WDT Flag bit, WDTO (RCON<4>), is not auto- controlled by the WUTSEL<1:0> Configuration bits matically cleared following a WDT time-out. To detect (CW3<11:10>). The default wake-up time for all subsequent WDT events, the flag must be cleared in devices is 190 s, which is a Legacy mode provided to software. match older PIC24F device wake-up times. Note: The CLRWDT and PWRSAV instructions Implementing the WUTSEL Configuration bits provides clear the prescaler and postscaler counts a fast wake-up option. When WUTSEL<1:0> = 01, the when executed. regulator wake-up time is TPM, 10 s. When the regulator’s Standby mode is turned off (PMSLP = 1), Flash program memory stays powered in Sleep mode. That enables device wake-up without waiting for TPM. With PMSLP set, however, the power consumption, while in Sleep mode, will be approximately 40 A higher than what it would be if the regulator was allowed to enter Standby mode. DS39940D-page 288  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 26.3.1 WINDOWED OPERATION 26.3.2 CONTROL REGISTER The Watchdog Timer has an optional Fixed Window The WDT is enabled or disabled by the FWDTEN mode of operation. In this Windowed mode, CLRWDT Configuration bit. When the FWDTEN Configuration bit instructions can only reset the WDT during the last 1/4 is set, the WDT is always enabled. of the programmed WDT period. A CLRWDT instruction The WDT can be optionally controlled in software when is executed before that window causes a WDT Reset; the FWDTEN Configuration bit has been programmed this is similar to a WDT time-out. to ‘0’. The WDT is enabled in software by setting the Windowed WDT mode is enabled by programming the SWDTEN control bit (RCON<5>). The SWDTEN WINDIS Configuration bit (CW1<6>) to ‘0’. control bit is cleared on any device Reset. The WDT software option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. FIGURE 26-2: WDT BLOCK DIAGRAM SWDTEN LPRC Control FWDTEN Wake From Sleep FWPSA WDTPS<3:0> Prescaler WDT Postscaler LPRC Input (5-bit/7-bit) Counter 1:1 to 1:32.768 WDT Overflow Reset 31 kHz 1 ms/4 ms All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode CLRWDT Instr. PWRSAV Instr. Sleep or Idle Mode 26.4 Deep Sleep Watchdog Timer 26.5 Program Verification and (DSWDT) Code Protection PIC24FJ64GB004 family devices have both a WDT PIC24FJ64GB004 family devices provide two compli- module and a DSWDT module. The latter runs, if mentary methods to protect application code from enabled, when a device is in Deep Sleep and is driven overwrites and erasures. These also help to protect the by either the SOSC or LPRC Oscillator. The clock device from inadvertent configuration changes during source is selected by the DSWDTOSC (CW4<4>) run time. Configuration bit. 26.5.1 GENERAL SEGMENT PROTECTION The DSWDT can be configured to generate a time-out at 2.1ms to 25.7days by selecting the respective For all devices in the PIC24FJ64GB004 family, the postscaler. The postscaler can be selected by the on-chip program memory space is treated as a single Configuration bits, DSWDTPS<3:0> (CW4<3:0>). block, known as the General Segment (GS). Code pro- When the DSWDT is enabled, the clock source is also tection for this block is controlled by one Configuration enabled. DSWDT is one of the sources that can wake bit, GCP. This bit inhibits external reads and writes to the device from Deep Sleep mode. the program memory space. It has no direct effect in normal execution mode. Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to ‘0’, internal write and erase operations to program memory are blocked.  2010 Microchip Technology Inc. DS39940D-page 289

PIC24FJ64GB004 FAMILY 26.5.2 CODE SEGMENT PROTECTION A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Con- In addition to global General Segment protection, a figuration Words. Programming WPCFG (=0) protects separate subrange of the program memory space can the last page, regardless of the other bit settings. This be individually protected against writes and erases. may be useful in circumstances where write protection is This area can be used for many purposes where a sep- needed for both a code segment in the bottom of arate block of erase and write-protected code is memory, as well as the Flash Configuration Words. needed, such as bootloader applications. Unlike common boot block implementations, the specially The various options for segment code protection are protected segment in the PIC24FJ64GB004 family shown in Table26-2. devices can be located by the user anywhere in the 26.5.3 CONFIGURATION REGISTER program space and configured in a wide range of sizes. PROTECTION Code segment protection provides an added level of protection to a designated area of program memory, by The Configuration registers are protected against disabling the NVM safety interlock, whenever a write or inadvertent or unwanted changes, or reads in two erase address falls within a specified range. It does not ways. The primary protection method is the same as override General Segment protection controlled by the that of the RP registers – shadow registers contain a GCP or GWRP bits. For example, if GCP and GWRP complimentary value which is constantly compared are enabled, enabling segmented code protection for with the actual value. the bottom half of program memory does not undo To safeguard against unpredictable events, Configura- General Segment protection for the top half. tion bit changes resulting from individual cell level The size and type of protection for the segmented code disruptions (such as ESD events) will cause a parity range are configured by the WPFPx, WPEND, WPCFG error and trigger a device Reset. and WPDIS bits in Configuration Word 3. Code seg- The data for the Configuration registers is derived from ment protection is enabled by programming the WPDIS the Flash Configuration Words in program memory. bit (= 0). The WPFP bits specify the size of the segment When the GCP bit is set, the source data for device to be protected by specifying the 512-word code page configuration is also protected as a consequence. Even that is the start or end of the protected segment. The if General Segment protection is not enabled, the specified region is inclusive, therefore, this page will device configuration can be protected by using the also be protected. appropriate code cement protection setting. The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unpro- grammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations. TABLE 26-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS Segment Configuration Bits Write/Erase Protection of Code Segment WPDIS WPEND WPCFG 1 x 1 No additional protection enabled; all program memory protection is configured by GCP and GWRP 1 x 0 Last code page protected, including Flash Configuration Words 0 1 0 Addresses from the first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words 0 0 0 Address, 000000h, through the last address of code page, defined by WPFP<5:0> (inclusive) is protected 0 1 1 Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words 0 0 1 Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected DS39940D-page 290  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 26.6 JTAG Interface 26.8 In-Circuit Debugger PIC24FJ64GB004 family devices implement a JTAG When MPLAB® ICD 2 is selected as a debugger, the interface, which supports boundary scan device in-circuit debugging functionality is enabled. This func- testing. tion allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled 26.7 In-Circuit Serial Programming through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins. PIC24FJ64GB004 family microcontrollers can be seri- To use the in-circuit debugger function of the device, ally programmed while in the end application circuit. the design must implement ICSP connections to This is simply done with two lines for clock (PGECx) MCLR, VDD, VSS and the PGECx/PGEDx pin pair des- and data (PGEDx), and three other lines for power, ignated by the ICS Configuration bits. In addition, when ground and the programming voltage. This allows cus- the feature is enabled, some of the resources are not tomers to manufacture boards with unprogrammed available for general use. These resources include the devices and then program the microcontroller just first 80 bytes of data RAM and two I/O pins. before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.  2010 Microchip Technology Inc. DS39940D-page 291

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 292  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 27.0 DEVELOPMENT SUPPORT 27.1 MPLAB Integrated Development Environment Software The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software The MPLAB IDE software brings an ease of software and hardware development tools: development previously unseen in the 8/16/32-bit • Integrated Development Environment microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains: - MPLAB® IDE Software • Compilers/Assemblers/Linkers • A single graphical interface to all debugging tools - MPLAB C Compiler for Various Device - Simulator Families - Programmer (sold separately) - HI-TECH C for Various Device Families - In-Circuit Emulator (sold separately) - MPASMTM Assembler - In-Circuit Debugger (sold separately) - MPLINKTM Object Linker/ • A full-featured editor with color-coded context MPLIBTM Object Librarian • A multiple project manager - MPLAB Assembler/Linker/Librarian for • Customizable data windows with direct edit of Various Device Families contents • Simulators • High-level source code debugging - MPLAB SIM Software Simulator • Mouse over variable inspection • Emulators • Drag and drop variables from source to watch - MPLAB REAL ICE™ In-Circuit Emulator windows • In-Circuit Debuggers • Extensive on-line help - MPLAB ICD 3 • Integration of select third party tools, such as - PICkit™ 3 Debug Express IAR C Compilers • Device Programmers The MPLAB IDE allows you to: - PICkit™ 2 Programmer • Edit your source files (either C or assembly) - MPLAB PM3 Device Programmer • One-touch compile or assemble, and download to • Low-Cost Demonstration/Development Boards, emulator and simulator tools (automatically Evaluation Kits, and Starter Kits updates all project information) • Debug using: - Source files (C or assembly) - Mixed C and assembly - Machine code MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.  2010 Microchip Technology Inc. DS39940D-page 293

PIC24FJ64GB004 FAMILY 27.2 MPLAB C Compilers for Various 27.5 MPLINK Object Linker/ Device Families MPLIB Object Librarian The MPLAB C Compiler code development systems The MPLINK Object Linker combines relocatable are complete ANSI C compilers for Microchip’s PIC18, objects created by the MPASM Assembler and the PIC24 and PIC32 families of microcontrollers and the MPLAB C18 C Compiler. It can link relocatable objects dsPIC30 and dsPIC33 families of digital signal control- from precompiled libraries, using directives from a lers. These compilers provide powerful integration linker script. capabilities, superior code optimization and ease of The MPLIB Object Librarian manages the creation and use. modification of library files of precompiled code. When For easy source level debugging, the compilers provide a routine from a library is called from a source file, only symbol information that is optimized to the MPLAB IDE the modules that contain that routine will be linked in debugger. with the application. This allows large libraries to be used efficiently in many different applications. 27.3 HI-TECH C for Various Device The object linker/library features include: Families • Efficient linking of single libraries instead of many The HI-TECH C Compiler code development systems smaller files are complete ANSI C compilers for Microchip’s PIC • Enhanced code maintainability by grouping family of microcontrollers and the dsPIC family of digital related modules together signal controllers. These compilers provide powerful • Flexible creation of libraries with easy module integration capabilities, omniscient code generation listing, replacement, deletion and extraction and ease of use. For easy source level debugging, the compilers provide 27.6 MPLAB Assembler, Linker and symbol information that is optimized to the MPLAB IDE Librarian for Various Device debugger. Families The compilers include a macro assembler, linker, pre- MPLAB Assembler produces relocatable machine processor, and one-step driver, and can run on multiple code from symbolic assembly language for PIC24, platforms. PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler 27.4 MPASM Assembler generates relocatable object files that can then be The MPASM Assembler is a full-featured, universal archived or linked with other relocatable object files and macro assembler for PIC10/12/16/18 MCUs. archives to create an executable file. Notable features of the assembler include: The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX • Support for the entire device instruction set files, MAP files to detail memory usage and symbol • Support for fixed-point and floating-point data reference, absolute LST files that contain source lines • Command line interface and generated machine code and COFF files for • Rich directive set debugging. • Flexible macro language The MPASM Assembler features include: • MPLAB IDE compatibility • Integration into MPLAB IDE projects • User-defined macros to streamline assembly code • Conditional assembly for multi-purpose source files • Directives that allow complete control over the assembly process DS39940D-page 294  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 27.7 MPLAB SIM Software Simulator 27.9 MPLAB ICD 3 In-Circuit Debugger System The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulat- MPLAB ICD 3 In-Circuit Debugger System is Micro- ing the PIC MCUs and dsPIC® DSCs on an instruction chip's most cost effective high-speed hardware level. On any given instruction, the data areas can be debugger/programmer for Microchip Flash Digital Sig- examined or modified and stimuli can be applied from nal Controller (DSC) and microcontroller (MCU) a comprehensive stimulus controller. Registers can be devices. It debugs and programs PIC® Flash microcon- logged to files for further run-time analysis. The trace trollers and dsPIC® DSCs with the powerful, yet easy- buffer and logic analyzer display extend the power of to-use graphical user interface of MPLAB Integrated the simulator to record and track program execution, Development Environment (IDE). actions on I/O, most peripherals and internal registers. The MPLAB ICD 3 In-Circuit Debugger probe is con- The MPLAB SIM Software Simulator fully supports nected to the design engineer's PC using a high-speed symbolic debugging using the MPLAB CCompilers, USB 2.0 interface and is connected to the target with a and the MPASM and MPLAB Assemblers. The soft- connector compatible with the MPLAB ICD 2 or MPLAB ware simulator offers the flexibility to develop and REAL ICE systems (RJ-11). MPLAB ICD 3 supports all debug code outside of the hardware laboratory envi- MPLAB ICD 2 headers. ronment, making it an excellent, economical software development tool. 27.10 PICkit 3 In-Circuit Debugger/ Programmer and 27.8 MPLAB REAL ICE In-Circuit PICkit 3 Debug Express Emulator System The MPLAB PICkit 3 allows debugging and program- MPLAB REAL ICE In-Circuit Emulator System is ming of PIC® and dsPIC® Flash microcontrollers at a Microchip’s next generation high-speed emulator for most affordable price point using the powerful graphical Microchip Flash DSC and MCU devices. It debugs and user interface of the MPLAB Integrated Development programs PIC® Flash MCUs and dsPIC® Flash DSCs Environment (IDE). The MPLAB PICkit 3 is connected with the easy-to-use, powerful graphical user interface of to the design engineer's PC using a full speed USB the MPLAB Integrated Development Environment (IDE), interface and can be connected to the target via an included with each kit. Microchip debug (RJ-11) connector (compatible with The emulator is connected to the design engineer’s PC MPLAB ICD 3 and MPLAB REAL ICE). The connector using a high-speed USB 2.0 interface and is connected uses two device I/O pins and the reset line to imple- to the target with either a connector compatible with in- ment in-circuit debugging and In-Circuit Serial Pro- circuit debugger systems (RJ-11) or with the new high- gramming™. speed, noise tolerant, Low-Voltage Differential Signal The PICkit 3 Debug Express include the PICkit 3, demo (LVDS) interconnection (CAT5). board and microcontroller, hookup cables and CDROM The emulator is field upgradable through future firmware with user’s guide, lessons, tutorial, compiler and downloads in MPLAB IDE. In upcoming releases of MPLAB IDE software. MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers signifi- cant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a rugge- dized probe interface and long (up to three meters) inter- connection cables.  2010 Microchip Technology Inc. DS39940D-page 295

PIC24FJ64GB004 FAMILY 27.11 PICkit 2 Development 27.13 Demonstration/Development Programmer/Debugger and Boards, Evaluation Kits, and PICkit 2 Debug Express Starter Kits The PICkit™ 2 Development Programmer/Debugger is A wide variety of demonstration, development and a low-cost development tool with an easy to use inter- evaluation boards for various PIC MCUs and dsPIC face for programming and debugging Microchip’s Flash DSCs allows quick application development on fully func- families of microcontrollers. The full featured tional systems. Most boards include prototyping areas for Windows® programming interface supports baseline adding custom circuitry and provide application firmware (PIC10F, PIC12F5xx, PIC16F5xx), midrange and source code for examination and modification. (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, The boards support a variety of features, including LEDs, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit temperature sensors, switches, speakers, RS-232 microcontrollers, and many Microchip Serial EEPROM interfaces, LCD displays, potentiometers and additional products. With Microchip’s powerful MPLAB Integrated EEPROM memory. Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcon- The demonstration and development boards can be trollers. In-Circuit-Debugging runs, halts and single used in teaching environments, for prototyping custom steps the program while the PIC microcontroller is circuits and for learning about various microcontroller embedded in the application. When halted at a break- applications. point, the file registers can be examined and modified. In addition to the PICDEM™ and dsPICDEM™ demon- The PICkit 2 Debug Express include the PICkit 2, demo stration/development board series of circuits, Microchip board and microcontroller, hookup cables and CDROM has a line of evaluation kits and demonstration software with user’s guide, lessons, tutorial, compiler and for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® MPLAB IDE software. evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more. 27.12 MPLAB PM3 Device Programmer Also available are starter kits that contain everything The MPLAB PM3 Device Programmer is a universal, needed to experience the specified device. This usually CE compliant device programmer with programmable includes a single application and debug capability, all voltage verification at VDDMIN and VDDMAX for on one board. maximum reliability. It features a large LCD display Check the Microchip web page (www.microchip.com) (128 x 64) for menus and error messages and a modu- for the complete list of demonstration, development lar, detachable socket assembly to support various and evaluation kits. package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications. DS39940D-page 296  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 28.0 INSTRUCTION SET SUMMARY The literal instructions that involve data movement may use some of the following operands: Note: This chapter is a brief summary of the • A literal value to be loaded into a W register or file PIC24F instruction set architecture, and is register (specified by the value of ‘k’) not intended to be a comprehensive • The W register or file register where the literal reference source. value is to be loaded (specified by ‘Wb’ or ‘f’) The PIC24F instruction set adds many enhancements However, literal instructions that involve arithmetic or to the previous PIC® MCU instruction sets, while main- logical operations use some of the following operands: taining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program • The first source operand, which is a register ‘Wb’ memory word. Only three instructions require two without any address modifier program memory locations. • The second source operand, which is a literal value Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction • The destination of the result (only if not the same type and one or more operands, which further specify as the first source operand), which is typically a the operation of the instruction. The instruction set is register ‘Wd’ with or without an address modifier highly orthogonal and is grouped into four basic The control instructions may use some of the following categories: operands: • Word or byte-oriented operations • A program memory address • Bit-oriented operations • The mode of the table read and table write • Literal operations instructions • Control operations All instructions are a single word, except for certain Table28-1 shows the general symbols used in double-word instructions, which were made describing the instructions. The PIC24F instruction set double-word instructions so that all the required infor- summary in Table28-2 lists all of the instructions, along mation is available in these 48 bits. In the second word, with the status flags affected by each instruction. the 8MSbs are ‘0’s. If this second word is executed as an instruction (by itself), it will execute as a NOP. Most word or byte-oriented W register instructions (including barrel shift instructions) have three Most single-word instructions are executed in a single operands: instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruc- • The first source operand, which is typically a tion. In these cases, the execution takes two instruction register ‘Wb’ without any address modifier cycles, with the additional instruction cycle(s) executed • The second source operand, which is typically a as a NOP. Notable exceptions are the BRA (uncondi- register ‘Ws’ with or without an address modifier tional/computed branch), indirect CALL/GOTO, all table • The destination of the result, which is typically a reads and writes, and RETURN/RETFIE instructions, register ‘Wd’ with or without an address modifier which are single-word instructions but take two or three cycles. However, word or byte-oriented file register instructions have two operands: Certain instructions that involve skipping over the sub- sequent instruction require either two or three cycles if • The file register specified by the value, ‘f’ the skip is performed, depending on whether the • The destination, which could either be the file instruction being skipped is a single-word or two-word register, ‘f’, or the W0 register, which is denoted instruction. Moreover, double-word moves require two as ‘WREG’ cycles. The double-word instructions execute in two Most bit-oriented instructions (including simple instruction cycles. rotate/shift instructions) have two operands: • The W register (with or without an address modifier) or file register (specified by the value of ‘Ws’ or ‘f’) • The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, ‘Wb’)  2010 Microchip Technology Inc. DS39940D-page 297

PIC24FJ64GB004 FAMILY TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS Field Description #text Means literal defined by “text” (text) Means “content of text” [text] Means “the location addressed by text” { } Optional field or operation <n:m> Register bit field .b Byte mode selection .d Double-Word mode selection .S Shadow register select .w Word mode selection (default) bit4 4-bit bit selection field (used in word addressed instructions) {0...15} C, DC, N, OV, Z MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero Expr Absolute address, label or expression (resolved by the linker) f File register address {0000h...1FFFh} lit1 1-bit unsigned literal {0,1} lit4 4-bit unsigned literal {0...15} lit5 5-bit unsigned literal {0...31} lit8 8-bit unsigned literal {0...255} lit10 10-bit unsigned literal {0...255} for Byte mode, {0:1023} for Word mode lit14 14-bit unsigned literal {0...16383} lit16 16-bit unsigned literal {0...65535} lit23 23-bit unsigned literal {0...8388607}; LSB must be ‘0’ None Field does not require an entry, may be blank PC Program Counter Slit10 10-bit signed literal {-512...511} Slit16 16-bit signed literal {-32768...32767} Slit6 6-bit signed literal {-16...16} Wb Base W register {W0..W15} Wd Destination W register { Wd, [Wd], [Wd++], [Wd--], [++Wd], [--Wd] } Wdo Destination W register  { Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] } Wm,Wn Dividend, Divisor working register pair (direct addressing) Wn One of 16 working registers {W0..W15} Wnd One of 16 destination working registers {W0..W15} Wns One of 16 source working registers {W0..W15} WREG W0 (working register used in file register instructions) Ws Source W register { Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws] } Wso Source W register { Wns, [Wns], [Wns++], [Wns--], [++Wns], [--Wns], [Wns+Wb] } DS39940D-page 298  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 28-2: INSTRUCTION SET OVERVIEW Assembly # of # of Status Flags Assembly Syntax Description Mnemonic Words Cycles Affected ADD ADD f f = f + WREG 1 1 C, DC, N, OV, Z ADD f,WREG WREG = f + WREG 1 1 C, DC, N, OV, Z ADD #lit10,Wn Wd = lit10 + Wd 1 1 C, DC, N, OV, Z ADD Wb,Ws,Wd Wd = Wb + Ws 1 1 C, DC, N, OV, Z ADD Wb,#lit5,Wd Wd = Wb + lit5 1 1 C, DC, N, OV, Z ADDC ADDC f f = f + WREG + (C) 1 1 C, DC, N, OV, Z ADDC f,WREG WREG = f + WREG + (C) 1 1 C, DC, N, OV, Z ADDC #lit10,Wn Wd = lit10 + Wd + (C) 1 1 C, DC, N, OV, Z ADDC Wb,Ws,Wd Wd = Wb + Ws + (C) 1 1 C, DC, N, OV, Z ADDC Wb,#lit5,Wd Wd = Wb + lit5 + (C) 1 1 C, DC, N, OV, Z AND AND f f = f .AND. WREG 1 1 N, Z AND f,WREG WREG = f .AND. WREG 1 1 N, Z AND #lit10,Wn Wd = lit10 .AND. Wd 1 1 N, Z AND Wb,Ws,Wd Wd = Wb .AND. Ws 1 1 N, Z AND Wb,#lit5,Wd Wd = Wb .AND. lit5 1 1 N, Z ASR ASR f f = Arithmetic Right Shift f 1 1 C, N, OV, Z ASR f,WREG WREG = Arithmetic Right Shift f 1 1 C, N, OV, Z ASR Ws,Wd Wd = Arithmetic Right Shift Ws 1 1 C, N, OV, Z ASR Wb,Wns,Wnd Wnd = Arithmetic Right Shift Wb by Wns 1 1 N, Z ASR Wb,#lit5,Wnd Wnd = Arithmetic Right Shift Wb by lit5 1 1 N, Z BCLR BCLR f,#bit4 Bit Clear f 1 1 None BCLR Ws,#bit4 Bit Clear Ws 1 1 None BRA BRA C,Expr Branch if Carry 1 1 (2) None BRA GE,Expr Branch if Greater than or Equal 1 1 (2) None BRA GEU,Expr Branch if Unsigned Greater than or Equal 1 1 (2) None BRA GT,Expr Branch if Greater than 1 1 (2) None BRA GTU,Expr Branch if Unsigned Greater than 1 1 (2) None BRA LE,Expr Branch if Less than or Equal 1 1 (2) None BRA LEU,Expr Branch if Unsigned Less than or Equal 1 1 (2) None BRA LT,Expr Branch if Less than 1 1 (2) None BRA LTU,Expr Branch if Unsigned Less than 1 1 (2) None BRA N,Expr Branch if Negative 1 1 (2) None BRA NC,Expr Branch if Not Carry 1 1 (2) None BRA NN,Expr Branch if Not Negative 1 1 (2) None BRA NOV,Expr Branch if Not Overflow 1 1 (2) None BRA NZ,Expr Branch if Not Zero 1 1 (2) None BRA OV,Expr Branch if Overflow 1 1 (2) None BRA Expr Branch Unconditionally 1 2 None BRA Z,Expr Branch if Zero 1 1 (2) None BRA Wn Computed Branch 1 2 None BSET BSET f,#bit4 Bit Set f 1 1 None BSET Ws,#bit4 Bit Set Ws 1 1 None BSW BSW.C Ws,Wb Write C bit to Ws<Wb> 1 1 None BSW.Z Ws,Wb Write Z bit to Ws<Wb> 1 1 None BTG BTG f,#bit4 Bit Toggle f 1 1 None BTG Ws,#bit4 Bit Toggle Ws 1 1 None BTSC BTSC f,#bit4 Bit Test f, Skip if Clear 1 1 None (2 or 3) BTSC Ws,#bit4 Bit Test Ws, Skip if Clear 1 1 None (2 or 3)  2010 Microchip Technology Inc. DS39940D-page 299

PIC24FJ64GB004 FAMILY TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED) Assembly # of # of Status Flags Assembly Syntax Description Mnemonic Words Cycles Affected BTSS BTSS f,#bit4 Bit Test f, Skip if Set 1 1 None (2 or 3) BTSS Ws,#bit4 Bit Test Ws, Skip if Set 1 1 None (2 or 3) BTST BTST f,#bit4 Bit Test f 1 1 Z BTST.C Ws,#bit4 Bit Test Ws to C 1 1 C BTST.Z Ws,#bit4 Bit Test Ws to Z 1 1 Z BTST.C Ws,Wb Bit Test Ws<Wb> to C 1 1 C BTST.Z Ws,Wb Bit Test Ws<Wb> to Z 1 1 Z BTSTS BTSTS f,#bit4 Bit Test then Set f 1 1 Z BTSTS.C Ws,#bit4 Bit Test Ws to C, then Set 1 1 C BTSTS.Z Ws,#bit4 Bit Test Ws to Z, then Set 1 1 Z CALL CALL lit23 Call Subroutine 2 2 None CALL Wn Call Indirect Subroutine 1 2 None CLR CLR f f = 0x0000 1 1 None CLR WREG WREG = 0x0000 1 1 None CLR Ws Ws = 0x0000 1 1 None CLRWDT CLRWDT Clear Watchdog Timer 1 1 WDTO, Sleep COM COM f f = f 1 1 N, Z COM f,WREG WREG = f 1 1 N, Z COM Ws,Wd Wd = Ws 1 1 N, Z CP CP f Compare f with WREG 1 1 C, DC, N, OV, Z CP Wb,#lit5 Compare Wb with lit5 1 1 C, DC, N, OV, Z CP Wb,Ws Compare Wb with Ws (Wb – Ws) 1 1 C, DC, N, OV, Z CP0 CP0 f Compare f with 0x0000 1 1 C, DC, N, OV, Z CP0 Ws Compare Ws with 0x0000 1 1 C, DC, N, OV, Z CPB CPB f Compare f with WREG, with Borrow 1 1 C, DC, N, OV, Z CPB Wb,#lit5 Compare Wb with lit5, with Borrow 1 1 C, DC, N, OV, Z CPB Wb,Ws Compare Wb with Ws, with Borrow 1 1 C, DC, N, OV, Z (Wb – Ws – C) CPSEQ CPSEQ Wb,Wn Compare Wb with Wn, Skip if = 1 1 None (2 or 3) CPSGT CPSGT Wb,Wn Compare Wb with Wn, Skip if > 1 1 None (2 or 3) CPSLT CPSLT Wb,Wn Compare Wb with Wn, Skip if < 1 1 None (2 or 3) CPSNE CPSNE Wb,Wn Compare Wb with Wn, Skip if  1 1 None (2 or 3) DAW DAW.B Wn Wn = Decimal Adjust Wn 1 1 C DEC DEC f f = f – 1 1 1 C, DC, N, OV, Z DEC f,WREG WREG = f – 1 1 1 C, DC, N, OV, Z DEC Ws,Wd Wd = Ws – 1 1 1 C, DC, N, OV, Z DEC2 DEC2 f f = f – 2 1 1 C, DC, N, OV, Z DEC2 f,WREG WREG = f – 2 1 1 C, DC, N, OV, Z DEC2 Ws,Wd Wd = Ws – 2 1 1 C, DC, N, OV, Z DISI DISI #lit14 Disable Interrupts for k Instruction Cycles 1 1 None DIV DIV.SW Wm,Wn Signed 16/16-bit Integer Divide 1 18 N, Z, C, OV DIV.SD Wm,Wn Signed 32/16-bit Integer Divide 1 18 N, Z, C, OV DIV.UW Wm,Wn Unsigned 16/16-bit Integer Divide 1 18 N, Z, C, OV DIV.UD Wm,Wn Unsigned 32/16-bit Integer Divide 1 18 N, Z, C, OV EXCH EXCH Wns,Wnd Swap Wns with Wnd 1 1 None FF1L FF1L Ws,Wnd Find First One from Left (MSb) Side 1 1 C FF1R FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 C DS39940D-page 300  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED) Assembly # of # of Status Flags Assembly Syntax Description Mnemonic Words Cycles Affected GOTO GOTO Expr Go to Address 2 2 None GOTO Wn Go to Indirect 1 2 None INC INC f f = f + 1 1 1 C, DC, N, OV, Z INC f,WREG WREG = f + 1 1 1 C, DC, N, OV, Z INC Ws,Wd Wd = Ws + 1 1 1 C, DC, N, OV, Z INC2 INC2 f f = f + 2 1 1 C, DC, N, OV, Z INC2 f,WREG WREG = f + 2 1 1 C, DC, N, OV, Z INC2 Ws,Wd Wd = Ws + 2 1 1 C, DC, N, OV, Z IOR IOR f f = f .IOR. WREG 1 1 N, Z IOR f,WREG WREG = f .IOR. WREG 1 1 N, Z IOR #lit10,Wn Wd = lit10 .IOR. Wd 1 1 N, Z IOR Wb,Ws,Wd Wd = Wb .IOR. Ws 1 1 N, Z IOR Wb,#lit5,Wd Wd = Wb .IOR. lit5 1 1 N, Z LNK LNK #lit14 Link Frame Pointer 1 1 None LSR LSR f f = Logical Right Shift f 1 1 C, N, OV, Z LSR f,WREG WREG = Logical Right Shift f 1 1 C, N, OV, Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C, N, OV, Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N, Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N, Z MOV MOV f,Wn Move f to Wn 1 1 None MOV [Wns+Slit10],Wnd Move [Wns + Slit10] to Wnd 1 1 None MOV f Move f to f 1 1 N, Z MOV f,WREG Move f to WREG 1 1 N, Z MOV #lit16,Wn Move 16-bit Literal to Wn 1 1 None MOV.b #lit8,Wn Move 8-bit Literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wns,[Wns+Slit10] Move Wns to [Wns + Slit10] 1 1 MOV Wso,Wdo Move Ws to Wd 1 1 None MOV WREG,f Move WREG to f 1 1 N, Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None MUL MUL.SS Wb,Ws,Wnd {Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws) 1 1 None MUL.SU Wb,Ws,Wnd {Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws) 1 1 None MUL.US Wb,Ws,Wnd {Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws) 1 1 None MUL.UU Wb,Ws,Wnd {Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws) 1 1 None MUL.SU Wb,#lit5,Wnd {Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5) 1 1 None MUL.UU Wb,#lit5,Wnd {Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5) 1 1 None MUL f W3:W2 = f * WREG 1 1 None NEG NEG f f = f + 1 1 1 C, DC, N, OV, Z NEG f,WREG WREG = f + 1 1 1 C, DC, N, OV, Z NEG Ws,Wd Wd = Ws + 1 1 1 C, DC, N, OV, Z NOP NOP No Operation 1 1 None NOPR No Operation 1 1 None POP POP f Pop f from Top-of-Stack (TOS) 1 1 None POP Wdo Pop from Top-of-Stack (TOS) to Wdo 1 1 None POP.D Wnd Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1) 1 2 None POP.S Pop Shadow Registers 1 1 All PUSH PUSH f Push f to Top-of-Stack (TOS) 1 1 None PUSH Wso Push Wso to Top-of-Stack (TOS) 1 1 None PUSH.D Wns Push W(ns):W(ns + 1) to Top-of-Stack (TOS) 1 2 None PUSH.S Push Shadow Registers 1 1 None  2010 Microchip Technology Inc. DS39940D-page 301

PIC24FJ64GB004 FAMILY TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED) Assembly # of # of Status Flags Assembly Syntax Description Mnemonic Words Cycles Affected PWRSAV PWRSAV #lit1 Go into Sleep or Idle mode 1 1 WDTO, Sleep RCALL RCALL Expr Relative Call 1 2 None RCALL Wn Computed Call 1 2 None REPEAT REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 None REPEAT Wn Repeat Next Instruction (Wn) + 1 times 1 1 None RESET RESET Software Device Reset 1 1 None RETFIE RETFIE Return from Interrupt 1 3 (2) None RETLW RETLW #lit10,Wn Return with Literal in Wn 1 3 (2) None RETURN RETURN Return from Subroutine 1 3 (2) None RLC RLC f f = Rotate Left through Carry f 1 1 C, N, Z RLC f,WREG WREG = Rotate Left through Carry f 1 1 C, N, Z RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C, N, Z RLNC RLNC f f = Rotate Left (No Carry) f 1 1 N, Z RLNC f,WREG WREG = Rotate Left (No Carry) f 1 1 N, Z RLNC Ws,Wd Wd = Rotate Left (No Carry) Ws 1 1 N, Z RRC RRC f f = Rotate Right through Carry f 1 1 C, N, Z RRC f,WREG WREG = Rotate Right through Carry f 1 1 C, N, Z RRC Ws,Wd Wd = Rotate Right through Carry Ws 1 1 C, N, Z RRNC RRNC f f = Rotate Right (No Carry) f 1 1 N, Z RRNC f,WREG WREG = Rotate Right (No Carry) f 1 1 N, Z RRNC Ws,Wd Wd = Rotate Right (No Carry) Ws 1 1 N, Z SE SE Ws,Wnd Wnd = Sign-Extended Ws 1 1 C, N, Z SETM SETM f f = FFFFh 1 1 None SETM WREG WREG = FFFFh 1 1 None SETM Ws Ws = FFFFh 1 1 None SL SL f f = Left Shift f 1 1 C, N, OV, Z SL f,WREG WREG = Left Shift f 1 1 C, N, OV, Z SL Ws,Wd Wd = Left Shift Ws 1 1 C, N, OV, Z SL Wb,Wns,Wnd Wnd = Left Shift Wb by Wns 1 1 N, Z SL Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N, Z SUB SUB f f = f – WREG 1 1 C, DC, N, OV, Z SUB f,WREG WREG = f – WREG 1 1 C, DC, N, OV, Z SUB #lit10,Wn Wn = Wn – lit10 1 1 C, DC, N, OV, Z SUB Wb,Ws,Wd Wd = Wb – Ws 1 1 C, DC, N, OV, Z SUB Wb,#lit5,Wd Wd = Wb – lit5 1 1 C, DC, N, OV, Z SUBB SUBB f f = f – WREG – (C) 1 1 C, DC, N, OV, Z SUBB f,WREG WREG = f – WREG – (C) 1 1 C, DC, N, OV, Z SUBB #lit10,Wn Wn = Wn – lit10 – (C) 1 1 C, DC, N, OV, Z SUBB Wb,Ws,Wd Wd = Wb – Ws – (C) 1 1 C, DC, N, OV, Z SUBB Wb,#lit5,Wd Wd = Wb – lit5 – (C) 1 1 C, DC, N, OV, Z SUBR SUBR f f = WREG – f 1 1 C, DC, N, OV, Z SUBR f,WREG WREG = WREG – f 1 1 C, DC, N, OV, Z SUBR Wb,Ws,Wd Wd = Ws – Wb 1 1 C, DC, N, OV, Z SUBR Wb,#lit5,Wd Wd = lit5 – Wb 1 1 C, DC, N, OV, Z SUBBR SUBBR f f = WREG – f – (C) 1 1 C, DC, N, OV, Z SUBBR f,WREG WREG = WREG – f – (C) 1 1 C, DC, N, OV, Z SUBBR Wb,Ws,Wd Wd = Ws – Wb – (C) 1 1 C, DC, N, OV, Z SUBBR Wb,#lit5,Wd Wd = lit5 – Wb – (C) 1 1 C, DC, N, OV, Z SWAP SWAP.b Wn Wn = Nibble Swap Wn 1 1 None SWAP Wn Wn = Byte Swap Wn 1 1 None DS39940D-page 302  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED) Assembly # of # of Status Flags Assembly Syntax Description Mnemonic Words Cycles Affected TBLRDH TBLRDH Ws,Wd Read Prog<23:16> to Wd<7:0> 1 2 None TBLRDL TBLRDL Ws,Wd Read Prog<15:0> to Wd 1 2 None TBLWTH TBLWTH Ws,Wd Write Ws<7:0> to Prog<23:16> 1 2 None TBLWTL TBLWTL Ws,Wd Write Ws to Prog<15:0> 1 2 None ULNK ULNK Unlink Frame Pointer 1 1 None XOR XOR f f = f .XOR. WREG 1 1 N, Z XOR f,WREG WREG = f .XOR. WREG 1 1 N, Z XOR #lit10,Wn Wd = lit10 .XOR. Wd 1 1 N, Z XOR Wb,Ws,Wd Wd = Wb .XOR. Ws 1 1 N, Z XOR Wb,#lit5,Wd Wd = Wb .XOR. lit5 1 1 N, Z ZE ZE Ws,Wnd Wnd = Zero-Extend Ws 1 1 C, Z, N  2010 Microchip Technology Inc. DS39940D-page 303

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 304  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 29.0 ELECTRICAL CHARACTERISTICS This section provides an overview of the PIC24FJ64GB004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available. Absolute maximum ratings for the PIC24FJ64GB004 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied. Absolute Maximum Ratings(†) Ambient temperature under bias.............................................................................................................-40°C to +135°C Storage temperature.............................................................................................................................. -65°C to +150°C Voltage on VDD with respect to VSS ......................................................................................................... -0.3V to +4.0V Voltage on any combined analog and digital pin, and MCLR, with respect to VSS ........................-0.3V to (VDD + 0.3V) Voltage on any digital only pin with respect to VSS .................................................................................. -0.3V to +6.0V Voltage on VDDCORE with respect to VSS ................................................................................................. -0.3V to +3.0V Maximum current out of VSS pin...........................................................................................................................300 mA Maximum current into VDD pin (Note 1)................................................................................................................250 mA Maximum output current sunk by any I/O pin..........................................................................................................25 mA Maximum output current sourced by any I/O pin....................................................................................................25 mA Maximum current sunk by all ports.......................................................................................................................200 mA Maximum current sourced by all ports (Note 1)....................................................................................................200 mA Note1: Maximum allowable current is a function of device maximum power dissipation (see Table29-1). NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.  2010 Microchip Technology Inc. DS39940D-page 305

PIC24FJ64GB004 FAMILY 29.1 DC Characteristics FIGURE 29-1: PIC24FJ64GB004 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) 3.00V 2.75V 2.75V 1) ()E 2.50V PIC24FJ64GB004 Family R O DC 2.35V 2.35V D V ( e 2.00V g a t ol V 16 MHz 32 MHz Frequency For frequencies between 16MHz and 32MHz, FMAX = (45.7MHz/V) * (VDDCORE – 2V) + 16MHz. Note 1: When the voltage regulator is disabled, VDD and VDDCORE must be maintained so that VDDCOREVDD3.6V. FIGURE 29-2: PIC24FJ64GB004 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED TEMPERATURE) 3.00V 2.75V 2.75V 1) ()E 2.50V PIC24FJ64GB004 Family R O 2.35V C D 2.25V D V ( e 2.00V g a t ol V 16 MHz 24 MHz Frequency For frequencies between 16MHz and 24MHz, FMAX = (22.9MHz/V) * (VDDCORE – 2V) + 16MHz. Note 1: WHEN the voltage regulator is disabled, VDD and VDDCORE must be maintained so that VDDCOREVDD3.6V. DS39940D-page 306  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-1: THERMAL OPERATING CONDITIONS Rating Symbol Min Typ Max Unit PIC24FJ64GB004 Family: Operating Junction Temperature Range TJ -40 — +140 °C Operating Ambient Temperature Range TA -40 — +125 °C Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD –  IOH) PD PINT + PI/O W I/O Pin Power Dissipation: PI/O =  ({VDD – VOH} x IOH) +  (VOL x IOL) Maximum Allowed Power Dissipation PDMAX (TJ – TA)/JA W TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS Characteristic Symbol Typ Max Unit Notes Package Thermal Resistance, 300 mil SOIC JA 49 — °C/W (Note 1) Package Thermal Resistance, 6x6x0.9 mm QFN JA 33.7 — °C/W (Note 1) Package Thermal Resistance, 8x8x1 mm QFN JA 28 — °C/W (Note 1) Package Thermal Resistance, 10x10x1 mm TQFP JA 39.3 — °C/W (Note 1) Note 1: Junction to ambient thermal resistance; Theta-JA (JA) numbers are achieved by package simulations.  2010 Microchip Technology Inc. DS39940D-page 307

PIC24FJ64GB004 FAMILY TABLE 29-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Symbol Characteristic Min Typ(1) Max Units Conditions No. Operating Voltage DC10 Supply Voltage VDD 2.2 — 3.6 V Regulator enabled VDD VDDCORE — 3.6 V Regulator disabled VDDCORE 2.0 — 2.75 V Regulator disabled DC12 VDR RAM Data Retention 1.5 — — V Voltage(2) DC16 VPOR VDD Start Voltage VSS — — V to Ensure Internal Power-on Reset Signal DC17 SVDD VDD Rise Rate 0.05 — — V/ms 0-3.3V in 0.1s to Ensure Internal 0-2.5V in 60ms Power-on Reset Signal DC18 VBOR Brown-out Reset — 2.05 — V Voltage Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: This is the limit to which VDD can be lowered without losing RAM data. DS39940D-page 308  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No. Operating Current (IDD)(2) DC21 0.24 0.395 mA -40°C DC21a 0.25 0.395 mA +25°C 2.0V(3) DC21b 0.25 0.395 mA +85°C DC21f 0.3 0.395 mA +125C 0.5 MIPS DC21c 0.44 0.78 mA -40°C DC21d 0.41 0.78 mA +25°C 3.3V(4) DC21e 0.41 0.78 mA +85°C DC21g 0.6 0.78 mA +125C DC20 0.5 0.75 mA -40°C DC20a 0.5 0.75 mA +25°C 2.0V(3) DC20b 0.5 0.75 mA +85°C DC20c 0.6 0.75 mA +125C 1 MIPS DC20d 0.75 1.4 mA -40°C DC20e 0.75 1.4 mA +25°C 3.3V(4) DC20f 0.75 1.4 mA +85°C DC20g 1.0 1.4 mA +125C DC23 2.0 3.0 mA -40°C DC23a 2.0 3.0 mA +25°C 2.0V(3) DC23b 2.0 3.0 mA +85°C DC23c 2.4 3.0 mA +125C 4 MIPS DC23d 2.9 4.2 mA -40°C DC23e 2.9 4.2 mA +25°C 3.3V(4) DC23f 2.9 4.2 mA +85°C DC23g 3.5 4.2 mA +125C Note 1: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.  2010 Microchip Technology Inc. DS39940D-page 309

PIC24FJ64GB004 FAMILY TABLE 29-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No. Operating Current (IDD)(2) DC24 10.5 15.5 mA -40°C DC24a 10.5 15.5 mA +25°C 2.5V(3) DC24b 10.5 15.5 mA +85°C DC24c 11.3 15.5 mA +125C 16 MIPS DC24d 11.3 15.5 mA -40°C DC24e 11.3 15.5 mA +25°C 3.3V(4) DC24f 11.3 15.5 mA +85°C DC24g 11.3 15.5 mA +125C DC31 15.0 18.0 A -40°C DC31a 15.0 19.0 A +25°C 2.0V(3) DC31b 20.0 36.0 A +85°C DC31c 42.0 55.0 A +125C LPRC (31 kHz) DC31d 57.0 120.0 A -40°C DC31e 57.0 125.0 A +25°C 3.3V(4) DC31f 95.0 160.0 A +85°C DC31g 114.0 180.0 A +125C Note 1: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled. DS39940D-page 310  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No. Idle Current (IIDLE)(2) DC41 67 100 A -40°C DC41a 68 100 A +25°C 2.0V(3) DC41b 74 100 A +85°C DC41f 102 120 A +125C 0.5 MIPS DC41c 166 265 A -40°C DC41d 167 265 A +25°C 3.3V(4) DC41e 177 265 A +85°C DC41g 225 285 A +125C DC40 125 180 A -40°C DC40a 125 180 A +25°C 2.0V(3) DC40b 125 180 A +85°C DC40c 167 200 A +125C 1 MIPS DC40d 210 350 A -40°C DC40e 210 350 A +25°C 3.3V(4) DC40f 210 350 A +85°C DC40g 305 370 A +125C DC43 0.5 0.6 mA -40°C DC43a 0.5 0.6 mA +25°C 2.0V(3) DC43b 0.5 0.6 mA +85°C DC43c 0.54 0.62 mA +125C 4 MIPS DC43d 0.75 0.95 mA -40°C DC43e 0.75 0.95 mA +25°C 3.3V(4) DC43f 0.75 0.95 mA +85°C DC43g 0.80 0.97 mA +125C DC47 2.6 3.3 mA -40°C DC47a 2.6 3.3 mA +25°C 2.5V(3) DC47b 2.6 3.3 mA +85°C DC47f 2.7 3.3 mA +125C 16 MIPS DC47c 2.9 3.5 mA -40°C DC47d 2.9 3.5 mA +25°C 3.3V(4) DC47e 2.9 3.5 mA +85°C DC47g 3.0 3.6 mA +125C Note 1: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Base IIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.  2010 Microchip Technology Inc. DS39940D-page 311

PIC24FJ64GB004 FAMILY TABLE 29-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No. Idle Current (IIDLE)(2) DC50 0.8 1.0 mA -40°C DC50a 0.8 1.0 mA +25°C 2.0V(3) DC50b 0.8 1.0 mA +85°C DC50c 0.9 1.1 mA +125C FRC (4 MIPS) DC50d 1.1 1.3 mA -40°C DC50e 1.1 1.3 mA +25°C 3.3V(4) DC50f 1.1 1.3 mA +85°C DC50g 1.2 1.4 mA +125C DC51 2.4 8.0 A -40°C DC51a 2.2 8.0 A +25°C 2.0V(3) DC51b 7.2 21 A +85°C DC51c 35 50 A +125C LPRC (31 kHz) DC51d 38 55 A -40°C DC51e 44 60 A +25°C 3.3V(4) DC51f 70 100 A +85°C DC51g 96 150 A +125C Note 1: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Base IIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled. DS39940D-page 312  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN BASE CURRENT (IPD) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No. Power-Down Current (IPD)(2) DC60 0.05 1.0 A -40°C DC60a 0.2 1.0 A +25°C DC60i 2.0 6.5 A +60°C 2.0V(3) DC60b 3.5 12 A +85°C DC60m 29.9 50 A +125C DC60c 0.1 1.0 A -40°C DC60d 0.4 1.0 A +25°C DC60j 2.5 15 A +60°C 2.5V(3) Base Power-Down Current(5) DC60e 4.2 25 A +85°C DC60n 36.2 75 A +125C DC60f 3.3 9.0 A -40°C DC60g 3.3 10 A +25°C DC60k 5.0 20 A +60°C 3.3V(4) DC60h 7.0 30 A +85°C DC60p 39.2 80 A +125C DC70c 0.003 0.2 A -40°C DC70d 0.02 0.2 A +25°C DC70j 0.2 0.35 A +60°C 2.5V(4) DC70e 0.51 1.5 A +85°C DC70a 6.1 12 A +125C Base Deep Sleep Current DC70f 0.01 0.3 A -40°C DC70g 0.04 0.3 A +25°C DC70k 0.2 0.5 A +60°C 3.3V(4) DC70h 0.71 2.0 A +85°C DC70b 7.2 16 A +125C Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Base IPD is measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear and the Peripheral Module Disable (PMD) bits for all unused peripherals are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled. 5: The  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.  2010 Microchip Technology Inc. DS39940D-page 313

PIC24FJ64GB004 FAMILY TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN PERIPHERAL MODULE CURRENT (IPD) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No.  Power-Down Current (IPD): PMD Bits are Set, PMSLP Bit is ‘0’(2) DC61 0.2 0.7 A -40°C DC61a 0.2 0.7 A +25°C DC61i 0.2 0.7 A +60°C 2.0V(3) DC61b 0.23 0.7 A +85°C DC61m 0.3 1.0 A +125C DC61c 0.25 0.9 A -40°C DC61d 0.25 0.9 A +25°C 31 kHz LPRC Oscillator with DC61j 0.25 0.9 A +60°C 2.5V(3) RTCC, WDT, DSWDT or DC61e 0.28 0.9 A +85°C Timer 1: ILPRC(5) DC61p 0.5 1.2 A +125C DC61f 0.6 1.5 A -40°C DC61g 0.6 1.5 A +25°C DC61k 0.6 1.5 A +60°C 3.3V(4) DC61h 0.8 1.5 A +85°C DC61n 1.0 1.7 A +125C DC62 0.5 1.0 A -40°C DC62a 0.5 1.0 A +25°C DC62i 0.5 1.0 A +60°C 2.0V(3) DC62b 0.5 1.3 A +85°C DC62m 0.6 1.6 A +125C DC62c 0.7 1.5 A -40°C DC62d 0.7 1.5 A +25°C Low drive strength, 32 kHz Crystal with RTCC, DSWDT or DC62j 0.7 1.5 A +60°C 2.5V(3) Timer1: ISOSC; DC62e 0.7 1.8 A +85°C SOSCSEL = 01(5) DC62n 0.8 2.1 A +125C DC62f 1.5 2.0 A -40°C DC62g 1.5 2.0 A +25°C DC62k 1.5 2.0 A +60°C 3.3V(4) DC62h 1.5 2.5 A +85°C DC62p 1.9 3.0 A +125C Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Peripheral IPD deltas are measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. Only the peripheral or clock being measured is enabled. PMSLP bit is clear and the Peripheral Module Disable bits (PMD) for all unused peripherals are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled. 5: The  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. DS39940D-page 314  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN PERIPHERAL MODULE CURRENT (IPD) (CONTINUED) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Parameter Typical(1) Max Units Conditions No.  Power-Down Current (IPD): PMD Bits are Set, PMSLP Bit is ‘0’(2) DC63 1.8 2.3 A -40°C DC63a 1.8 2.7 A +25°C DC63i 1.8 3.0 A +60°C 2.0V(3) DC63b 1.8 3.0 A +85°C DC63m 2.2 3.3 A +125C DC63c 2 2.7 A -40°C DC63d 2 2.9 A +25°C 32 kHz Crystal with RTCC, DC63j 2 3.2 A +60°C 2.5V(3) DSWDT or Timer1: ISOSC; DC63e 2 3.5 A +85°C SOSCSEL = 11(5) DC63n 2.5 3.8 A +125C DC63f 2.25 3.0 A -40°C DC63g 2.25 3.0 A +25°C DC63k 2.25 3.3 A +60°C 3.3V(4) DC63h 2.25 3.5 A +85°C DC63p 2.8 4.0 A +125C DC71c 0.001 0.25 A -40°C DC71d 0.03 0.25 A +25°C DC71j 0.05 0.60 A +60°C 2.5V(4) DC71e 0.08 2.0 A +85°C DC71a 3.9 10 A +125C Deep Sleep BOR: IDSBOR(5) DC71f 0.001 0.50 A -40°C DC71g 0.03 0.50 A +25°C DC71k 0.05 0.75 A +60°C 3.3V(4) DC71h 0.08 2.5 A +85°C DC71b 3.9 12.5 A +125C Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Peripheral IPD deltas are measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. Only the peripheral or clock being measured is enabled. PMSLP bit is clear and the Peripheral Module Disable bits (PMD) for all unused peripherals are set. 3: On-chip voltage regulator disabled (DISVREG tied to VDD). 4: On-chip voltage regulator enabled (DISVREG tied to VSS). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled. 5: The  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.  2010 Microchip Technology Inc. DS39940D-page 315

PIC24FJ64GB004 FAMILY TABLE 29-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic Min Typ(1) Max Units Conditions No. VIL Input Low Voltage(4) DI10 I/O Pins with ST Buffer VSS — 0.2VDD V DI11 I/O Pins with TTL Buffer VSS — 0.15 VDD V DI15 MCLR VSS — 0.2VDD V DI16 OSC1 (XT mode) VSS — 0.2VDD V DI17 OSC1 (HS mode) VSS — 0.2VDD V DI18 I/O Pins with I2C™ Buffer: VSS — 0.3VDD V DI19 I/O Pins with SMBus Buffer: VSS — 0.8 V SMBus enabled VIH Input High Voltage(4) DI20 I/O Pins with ST Buffer: with Analog Functions, 0.8VDD — VDD V Digital Only 0.8VDD — 5.5 V DI21 I/O Pins with TTL Buffer: with Analog Functions, 0.25VDD + 0.8 — VDD V Digital Only 0.25VDD + 0.8 — 5.5 V DI25 MCLR 0.8VDD — VDD V DI26 OSC1 (XT mode) 0.7VDD — VDD V DI27 OSC1 (HS mode) 0.7VDD — VDD V DI28 I/O Pins with I2C Buffer: with Analog Functions, 0.7VDD — VDD V Digital Only 0.7VDD — 5.5 V DI29 I/O Pins with SMBus Buffer: 2.5V  VPIN  VDD with Analog Functions, 2.1 VDD V Digital Only 2.1 5.5 V DI30 ICNPU CNx Pull-up Current 50 250 400 A VDD = 3.3V, VPIN = VSS IIL Input Leakage Current(2,3) DI50 I/O Ports — — +50 nA VSS  VPIN  VDD, Pin at high-impedance DI51 Analog Input Pins — — +50 nA VSS  VPIN  VDD, Pin at high-impedance DI52 USB Differential Pins — — +50 nA VUSB  VDD (D+, D-) DI55 MCLR — — +50 nA VSS VPIN VDD DI56 OSC1 — — +50 nA VSS VPIN VDD, XT and HS modes Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 3: Negative current is defined as current sourced by the pin. 4: Refer to Table1-2 for I/O pins buffer types. DS39940D-page 316  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic Min Typ(1) Max Units Conditions No. VOL Output Low Voltage DO10 I/O Ports — — 0.4 V IOL = 8.5 mA, VDD = 3.6V — — 0.4 V IOL = 5.0 mA, VDD = 2.0V DO16 I/O Ports — — 0.4 V IOL = 8.0 mA, VDD = 3.6V, 125°C — — 0.4 V IOL = 4.5 mA, VDD = 2.0V, 125°C VOH Output High Voltage DO20 I/O Ports 3.0 — — V IOH = -3.0 mA, VDD = 3.6V 2.4 — — V IOH = -6.0 mA, VDD = 3.6V 1.65 — — V IOH = -1.0 mA, VDD = 2.0V 1.4 — — V IOH = -3.0 mA, VDD = 2.0V DO26 I/O Ports 3.0 — — V IOH = -2.5 mA, VDD = 3.6V, 125°C 1.65 — — V IOH = -0.5 mA, VDD = 2.0V, 125°C Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. TABLE 29-10: DC CHARACTERISTICS: PROGRAM MEMORY Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) DC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic Min Typ(1) Max Units Conditions No. D130 EP Cell Endurance 10,000 — — E/W -40C to +85C D131 VPR VDD for Read VMIN — 3.6 V VMIN = Minimum operating voltage VPEW Supply Voltage for Self-Timed Writes D132A VDDCORE 2.25 — 3.6 V D132B VDD 2.35 — 3.6 V D133A TIW Self-Timed Write Cycle Time — 3 — ms D133B TIE Self-Timed Page Erase Time 40 — — ms D134 TRETD Characteristic Retention 20 — — Year Provided no other specifications are violated D135 IDDP Supply Current during Programming — 7 — mA Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.  2010 Microchip Technology Inc. DS39940D-page 317

PIC24FJ64GB004 FAMILY TABLE 29-11: COMPARATOR SPECIFICATIONS Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated) Param Symbol Characteristic Min Typ Max Units Comments No. D300 VIOFF Input Offset Voltage* — 20 40 mV D301 VICM Input Common Mode Voltage* 0 — VDD V D302 CMRR Common Mode Rejection 55 — — dB Ratio* 300 TRESP Response Time*(1) — 150 400 ns 301 TMC2OV Comparator Mode Change to — — 10 s Output Valid* * Parameters are characterized but not tested. Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from VSS to VDD. TABLE 29-12: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated) Param Symbol Characteristic Min Typ Max Units Comments No. VRD310 CVRES Resolution VDD/24 — VDD/32 LSb VRD311 CVRAA Absolute Accuracy — — AVDD – 1.5 LSb VRD312 CVRUR Unit Resistor Value (R) — 2k —  VR310 TSET Settling Time(1) — — 10 s Note 1: Settling time measured while CVRR = 1 and CVR<3:0> bits transition from ‘0000’ to ‘1111’. TABLE 29-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS Operating Conditions: -40°C < TA < +85°C (unless otherwise stated) Param Unit Symbol Characteristics Min Typ Max Comments No. s VBG Band Gap Reference Voltage 1.14 1.2 1.26 V TBG Band Gap Reference Start-up — 1 — ms Time VRGOUT Regulator Output Voltage 2.35 2.5 2.75 V CEFC External Filter Capacitor Value 4.7 10 — F Series resistance < 3 Ohm recommended; < 5 Ohm required. DS39940D-page 318  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 29.2 AC Characteristics and Timing Parameters The information contained in this section defines the PIC24FJ64GB004 family AC characteristics and timing parameters. TABLE 29-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C  TA  +85°C for Industrial and AC CHARACTERISTICS -40°C  TA  +125°C for Extended Operating voltage VDD range as described in Section29.1 “DC Characteristics”. FIGURE 29-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS Load Condition 1 – for all pins except OSCO Load Condition 2 – for OSCO VDD/2 RL Pin CL VSS CL Pin RL = 464 CL = 50 pF for all pins except OSCO VSS 15 pF for OSCO output TABLE 29-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS Param Symbol Characteristic Min Typ(1) Max Units Conditions No. DO50 COSC2 OSCO/CLKO Pin — — 15 pF In XT and HS modes when external clock is used to drive OSCI. DO56 CIO All I/O Pins and OSCO — — 50 pF EC mode. DO58 CB SCLx, SDAx — — 400 pF In I2C™ mode. Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.  2010 Microchip Technology Inc. DS39940D-page 319

PIC24FJ64GB004 FAMILY FIGURE 29-4: EXTERNAL CLOCK TIMING Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 OSCI OS20 OS30 OS30 OS31 OS31 OS25 CLKO OS40 OS41 TABLE 29-16: EXTERNAL CLOCK TIMING REQUIREMENTS Standard Operating Conditions: 2.50 to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic Min Typ(1) Max Units Conditions No. OS10 FOSC External CLKI Frequency DC — 32 MHz EC, -40°C  TA  +85°C (External clocks allowed 4 — 8 MHz ECPLL, -40°C  TA  +85°C only in EC mode) DC — 24 MHz EC, -40°C  TA  +125°C 4 — 6 MHz ECPLL, -40°C  TA  +125°C Oscillator Frequency 3 — 10 MHz XT 3 — 8 MHz XTPLL, -40°C  TA  +85°C 10 — 32 MHz HS, -40°C  TA  +85°C 31 — 33 kHz SOSC 3 — 6 MHz XTPLL, -40°C  TA  +125°C 10 — 24 MHz HS, -40°C  TA  +125°C OS20 TOSC TOSC = 1/FOSC — — — — See parameter OS10 for FOSC value OS25 TCY Instruction Cycle Time(2) 62.5 — DC ns OS30 TosL, External Clock in (OSCI) 0.45 x TOSC — — ns EC TosH High or Low Time OS31 TosR, External Clock in (OSCI) — — 20 ns EC TosF Rise or Fall Time OS40 TckR CLKO Rise Time(3) — 6 10 ns OS41 TckF CLKO Fall Time(3) — 6 10 ns Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at “Min.” values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the “Max.” cycle time limit is “DC” (no clock) for all devices. 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY). DS39940D-page 320  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic(1) Min Typ(2) Max Units Conditions No. OS50 FPLLI PLL Input Frequency 4 — 32 MHz ECPLL, HSPLL, XTPLL Range(2) modes OS51 FSYS PLL Output Frequency 95.76 — 96.24 MHz Range OS52 TLOCK PLL Start-up Time — 180 — s (Lock Time) OS53 DCLK CLKO Stability (Jitter) -0.25 — 0.25 % Note 1: These parameters are characterized but not tested in manufacturing. 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. TABLE 29-18: INTERNAL RC OSCILLATOR SPECIFICATIONS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic(1) Min Typ Max Units Conditions No. TFRC FRC Start-up Time — 15 — s TLPRC LPRC Start-up Time — 500 — s TABLE 29-19: INTERNAL RC OSCILLATOR ACCURACY Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA +85°C for Industrial -40°C  TA  +125°C for Extended Param Characteristic Min Typ Max Units Conditions No. F20 FRC Accuracy @ 8 MHz(1,3) -1.25 +0.25 1.0 % -40°C  TA +85°C, 3.0V  VDD 3.6V F21 LPRC Accuracy @ 31 kHz(2) -15 — 15 % -40°C  TA +85°C, 3.0V  VDD 3.6V Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift. 2: Change of LPRC frequency as VDD changes. 3: To achieve this accuracy, physical stress applied to the microcontroller package (ex: by flexing the PCB) must be kept to a minimum.  2010 Microchip Technology Inc. DS39940D-page 321

PIC24FJ64GB004 FAMILY FIGURE 29-5: CLKO AND I/O TIMING CHARACTERISTICS I/O Pin (Input) DI35 DI40 I/O Pin Old Value New Value (Output) DO31 DO32 Note: Refer to Figure29-3 for load conditions. TABLE 29-20: CLKO AND I/O TIMING REQUIREMENTS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Sym Characteristic Min Typ(1) Max Units Conditions No. DO31 TIOR Port Output Rise Time — 10 25 ns DO32 TIOF Port Output Fall Time — 10 25 ns DI35 TINP INTx pin High or Low 20 — — ns Time (output) DI40 TRBP CNx High or Low Time 2 — — TCY (input) Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. TABLE 29-21: RESET, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Symbol Characteristic Min. Typ(1) Max. Units Conditions No. SY10 TmcL MCLR Pulse Width (low) 2 — — s SY11 TPWRT Power-up Timer Period — 64 — ms SY12 TPOR Power-on Reset Delay — 2 — s SY13 TIOZ I/O High-Impedance from MCLR — — 100 ns Low or Watchdog Timer Reset SY25 TBOR Brown-out Reset Pulse Width 1 — — s VDD VBOR TRST Internal State Reset Time — 50 — s TDSWU Wake-up from Deep Sleep Time — 200 — s Based on full discharge of 10 F capacitor on VCAP. Includes TPOR and TRST. Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. DS39940D-page 322  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-21: RESET, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Symbol Characteristic Min. Typ(1) Max. Units Conditions No. TPM — 10 — s — 190 — s Sleep wake-up with PMSLP = 0 and WUTSEL<1:0> = 11 Note 1: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.  2010 Microchip Technology Inc. DS39940D-page 323

PIC24FJ64GB004 FAMILY TABLE 29-22: ADC MODULE SPECIFICATIONS Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Symbol Characteristic Min. Typ Max. Units Conditions No. Device Supply AD01 AVDD Module VDD Supply Greater of — Lesser of V VDD – 0.3 VDD + 0.3 or 2.0 or 3.6 AD02 AVSS Module VSS Supply VSS – 0.3 — VSS + 0.3 V Reference Inputs AD05 VREFH Reference Voltage High AVSS + 1.7 — AVDD V AD06 VREFL Reference Voltage Low AVSS — AVDD – 1.7 V AD07 VREF Absolute Reference AVSS – 0.3 — AVDD + 0.3 V Voltage AD08 IVREF Reference voltage input — — 1.25 mA (Note 3) current AD09 ZVREF Reference input — 10k —  (Note 4) impedance Analog Input AD10 VINH-VINL Full-Scale Input Span VREFL — VREFH V (Note 2) AD11 VIN Absolute Input Voltage AVSS – 0.3 — AVDD + 0.3 V AD12 VINL Absolute VINL Input AVSS – 0.3 — AVDD/2 V Voltage AD13 — Leakage Current — ±0.001 ±0.610 A VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V, Source Impedance = 2.5 k AD17 RIN Recommended Impedance — — 2.5K  10-bit of Analog Voltage Source ADC Accuracy AD20b NR Resolution — 10 — bits AD21b INL Integral Nonlinearity — ±1 <±2 LSb VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V AD22b DNL Differential Nonlinearity — ±0.5 <±1.25 LSb VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V AD23b GERR Gain Error — ±1 ±3 LSb VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V AD24b EOFF Offset Error — ±1 ±2 LSb VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V AD25b — Monotonicity(1) — — — — Guaranteed Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes. 2: Measurements taken with external VREF+ and VREF- are used as the ADC voltage reference. 3: External reference voltage applied to VREF+/- pins. IVREF is current during conversion at 3.3v, 25C. Parameter is for design guidance only and is not tested. 4: Impedance during sampling at 3.3, 25C. Parameter is for design guidance only and is not tested. DS39940D-page 324  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY TABLE 29-23: ADC CONVERSION TIMING REQUIREMENTS(1) Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C  TA  +85°C for Industrial -40°C  TA  +125°C for Extended Param Symbol Characteristic Min. Typ Max. Units Conditions No. Clock Parameters AD50 TAD ADC Clock Period 75 — — ns TCY = 75 ns, AD1CON3 in default state AD51 tRC ADC Internal RC Oscillator — 250 — ns Period Conversion Rate AD55 tCONV Conversion Time — 12 — TAD AD56 FCNV Throughput Rate — — 500 ksps AVDD > 2.7V AD57 tSAMP Sample Time — 1 — TAD Clock Parameters AD61 tPSS Sample Start Delay from setting 2 — 3 TAD Sample bit (SAMP) Note 1: Because the sample capacitors will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.  2010 Microchip Technology Inc. DS39940D-page 325

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 326  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 30.0 PACKAGING INFORMATION 30.1 Package Marking Information 28-Lead QFN Example XXXXXXXX 24FJ32GB XXXXXXXX 002/MLe3 YYWWNNN 1010017 28-Lead SOIC (.300”) Example XXXXXXXXXXXXXXXXXXXX PIC24FJ32GB002/SOe3 XXXXXXXXXXXXXXXXXXXX 1010017 XXXXXXXXXXXXXXXXXXXX YYWWNNN 28-Lead SPDIP Example XXXXXXXXXXXXXXXXX PIC24FJ32GB002 XXXXXXXXXXXXXXXXX -I/SPe3 YYWWNNN 1010017 28-Lead SSOP Example XXXXXXXXXXXX PIC24FJ32GB XXXXXXXXXXXX 002-I/SSe3 YYWWNNN 1010017 Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘01’) NNN Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) * This package is Pb-free. The Pb-free JEDEC designator ( e 3 ) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.  2010 Microchip Technology Inc. DS39940D-page 327

PIC24FJ64GB004 FAMILY 44-Lead QFN Example XXXXXXXXXX 24FJ64GB XXXXXXXXXX 004-I/MLe3 XXXXXXXXXX 1010017 YYWWNNN 44-Lead TQFP Example XXXXXXXXXX 24FJ64GB XXXXXXXXXX 004-I/PTe3 XXXXXXXXXX 1010017 YYWWNNN DS39940D-page 328  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY 30.2 Package Details The following sections give the technical details of the packages. (cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)(cid:19)(cid:9)(cid:20)(cid:21)(cid:9)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:7)(cid:15)(cid:22)(cid:7)(cid:23)(cid:6)(cid:9)(cid:24)(cid:25)(cid:5)(cid:26)(cid:9)(cid:27)(cid:9)(cid:28)(cid:29)(cid:28)(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!(cid:16)(cid:18)(cid:20)" #(cid:14)(cid:13)$(cid:9)%&’’(cid:9)(cid:30)(cid:30)(cid:9)((cid:21))(cid:13)(cid:7)(cid:15)(cid:13)(cid:9)(cid:5)(cid:6))(cid:23)(cid:13)$ (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) D D2 EXPOSED PAD e E b E2 2 2 1 1 K N N NOTE1 L TOPVIEW BOTTOMVIEW A A3 A1 4(cid:25)(cid:19)% (cid:18)(cid:28)55(cid:28)(cid:18),(cid:24),(cid:8)(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)(cid:30)(cid:19)(cid:25) 6 (cid:16)9 (cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:4)(cid:29):.(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14);(cid:13)(cid:19)(cid:12)(cid:23)% (cid:7) (cid:4)(cid:29)9(cid:4) (cid:4)(cid:29)(cid:6)(cid:4) (cid:15)(cid:29)(cid:4)(cid:4) (cid:3)%(cid:11)(cid:25)"(cid:22)$$(cid:14) (cid:7)(cid:15) (cid:4)(cid:29)(cid:4)(cid:4) (cid:4)(cid:29)(cid:4)(cid:16) (cid:4)(cid:29)(cid:4). 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)+ (cid:4)(cid:29)(cid:16)(cid:4)(cid:14)(cid:8),2 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)<(cid:19)"%(cid:23) , :(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 ,#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ,(cid:16) +(cid:29):. +(cid:29)(cid:17)(cid:4) (cid:5)(cid:29)(cid:16)(cid:4) 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) :(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 ,#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)"(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2)(cid:16) +(cid:29):. +(cid:29)(cid:17)(cid:4) (cid:5)(cid:29)(cid:16)(cid:4) 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)<(cid:19)"%(cid:23) ( (cid:4)(cid:29)(cid:16)+ (cid:4)(cid:29)+(cid:4) (cid:4)(cid:29)+. 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) 5 (cid:4)(cid:29).(cid:4) (cid:4)(cid:29).. (cid:4)(cid:29)(cid:17)(cid:4) 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:9)%(cid:22)(cid:9),#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)" = (cid:4)(cid:29)(cid:16)(cid:4) > > (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) (cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:19) (cid:14) (cid:11))(cid:14) (cid:19)(cid:25)(cid:12)!(cid:26)(cid:11)%(cid:13)"(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:8),21 (cid:8)(cid:13)$(cid:13)(cid:21)(cid:13)(cid:25)(cid:20)(cid:13)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)’(cid:14)! !(cid:11)(cid:26)(cid:26)(cid:27)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13)’(cid:14)$(cid:22)(cid:21)(cid:14)(cid:19)(cid:25)$(cid:22)(cid:21)&(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:10)!(cid:21)(cid:10)(cid:22) (cid:13) (cid:14)(cid:22)(cid:25)(cid:26)(cid:27)(cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:15)(cid:4)./  2010 Microchip Technology Inc. DS39940D-page 329

PIC24FJ64GB004 FAMILY (cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)(cid:19)(cid:9)(cid:20)(cid:21)(cid:9)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:7)(cid:15)(cid:22)(cid:7)(cid:23)(cid:6)(cid:9)(cid:24)(cid:25)(cid:5)(cid:26)(cid:9)(cid:27)(cid:9)(cid:28)(cid:29)(cid:28)(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!(cid:16)(cid:18)(cid:20)" #(cid:14)(cid:13)$(cid:9)%&’’(cid:9)(cid:30)(cid:30)(cid:9)((cid:21))(cid:13)(cid:7)(cid:15)(cid:13)(cid:9)(cid:5)(cid:6))(cid:23)(cid:13)$ (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) DS39940D-page 330  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY (cid:2)+(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9),(cid:30)(cid:7)(cid:11)(cid:11)(cid:9)-(cid:17)(cid:13)(cid:11)(cid:14))(cid:6)(cid:9)(cid:24),-(cid:26)(cid:9)(cid:27)(cid:9).(cid:14)(cid:8)(cid:6)(cid:19)(cid:9)/&’%(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!,-0(" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) D N E E1 NOTE1 1 2 3 e b α h h A A2 φ c L β A1 L1 4(cid:25)(cid:19)% (cid:18)(cid:28)55(cid:28)(cid:18),(cid:24),(cid:8)(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)(cid:30)(cid:19)(cid:25) 6 (cid:16)(cid:5) (cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:15)(cid:29)(cid:16)(cid:17)(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14);(cid:13)(cid:19)(cid:12)(cid:23)% (cid:7) > > (cid:16)(cid:29):. (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)(cid:16) (cid:16)(cid:29)(cid:4). > > (cid:3)%(cid:11)(cid:25)"(cid:22)$$(cid:14)(cid:14)? (cid:7)(cid:15) (cid:4)(cid:29)(cid:15)(cid:4) > (cid:4)(cid:29)+(cid:4) 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)<(cid:19)"%(cid:23) , (cid:15)(cid:4)(cid:29)+(cid:4)(cid:14)/(cid:3)0 (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)<(cid:19)"%(cid:23) ,(cid:15) (cid:17)(cid:29).(cid:4)(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) (cid:15).(cid:29)(cid:5)(cid:4)(cid:14)/(cid:3)0 0(cid:23)(cid:11)&$(cid:13)(cid:21)(cid:14)@(cid:22)(cid:10)%(cid:19)(cid:22)(cid:25)(cid:11)(cid:26)A (cid:23) (cid:4)(cid:29)(cid:16). > (cid:4)(cid:29)(cid:17). 2(cid:22)(cid:22)%(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) 5 (cid:4)(cid:29)(cid:5)(cid:4) > (cid:15)(cid:29)(cid:16)(cid:17) 2(cid:22)(cid:22)%(cid:10)(cid:21)(cid:19)(cid:25)% 5(cid:15) (cid:15)(cid:29)(cid:5)(cid:4)(cid:14)(cid:8),2 2(cid:22)(cid:22)%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13) (cid:3) (cid:4)B > 9B 5(cid:13)(cid:11)"(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:20) (cid:4)(cid:29)(cid:16)(cid:4) > (cid:4)(cid:29)++ 5(cid:13)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ( (cid:4)(cid:29)+(cid:15) > (cid:4)(cid:29).(cid:15) (cid:18)(cid:22)(cid:26)"(cid:14)(cid:2)(cid:21)(cid:11)$%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13)(cid:14)(cid:24)(cid:22)(cid:10) (cid:4) .B > (cid:15).B (cid:18)(cid:22)(cid:26)"(cid:14)(cid:2)(cid:21)(cid:11)$%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13)(cid:14)/(cid:22)%%(cid:22)& (cid:5) .B > (cid:15).B (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) ?(cid:14)(cid:3)(cid:19)(cid:12)(cid:25)(cid:19)$(cid:19)(cid:20)(cid:11)(cid:25)%(cid:14)0(cid:23)(cid:11)(cid:21)(cid:11)(cid:20)%(cid:13)(cid:21)(cid:19) %(cid:19)(cid:20)(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25) (cid:14)(cid:2)(cid:14)(cid:11)(cid:25)"(cid:14),(cid:15)(cid:14)"(cid:22)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:19)(cid:25)(cid:20)(cid:26)!"(cid:13)(cid:14)&(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:29)(cid:14)(cid:18)(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:14) (cid:23)(cid:11)(cid:26)(cid:26)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:13)#(cid:20)(cid:13)(cid:13)"(cid:14)(cid:4)(cid:29)(cid:15).(cid:14)&&(cid:14)(cid:10)(cid:13)(cid:21)(cid:14) (cid:19)"(cid:13)(cid:29) (cid:5)(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:8),21 (cid:8)(cid:13)$(cid:13)(cid:21)(cid:13)(cid:25)(cid:20)(cid:13)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)’(cid:14)! !(cid:11)(cid:26)(cid:26)(cid:27)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13)’(cid:14)$(cid:22)(cid:21)(cid:14)(cid:19)(cid:25)$(cid:22)(cid:21)&(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:10)!(cid:21)(cid:10)(cid:22) (cid:13) (cid:14)(cid:22)(cid:25)(cid:26)(cid:27)(cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:4)(cid:16)./  2010 Microchip Technology Inc. DS39940D-page 331

PIC24FJ64GB004 FAMILY Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS39940D-page 332  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY (cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9),(cid:22)(cid:14))) (cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)1(cid:17)(cid:7)(cid:11)(cid:9)0)(cid:4)(cid:5)(cid:14))(cid:6)(cid:9)(cid:24),(cid:10)(cid:26)(cid:9)(cid:27)(cid:9)2%%(cid:9)(cid:30)(cid:14)(cid:11)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!,(cid:10)10(cid:10)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) N NOTE1 E1 1 2 3 D E A A2 L c A1 b1 b e eB 4(cid:25)(cid:19)% (cid:28)60;,(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)(cid:30)(cid:19)(cid:25) 6 (cid:16)9 (cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:29)(cid:15)(cid:4)(cid:4)(cid:14)/(cid:3)0 (cid:24)(cid:22)(cid:10)(cid:14)%(cid:22)(cid:14)(cid:3)(cid:13)(cid:11)%(cid:19)(cid:25)(cid:12)(cid:14)(cid:30)(cid:26)(cid:11)(cid:25)(cid:13) (cid:7) > > (cid:29)(cid:16)(cid:4)(cid:4) (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)(cid:16) (cid:29)(cid:15)(cid:16)(cid:4) (cid:29)(cid:15)+. (cid:29)(cid:15).(cid:4) /(cid:11) (cid:13)(cid:14)%(cid:22)(cid:14)(cid:3)(cid:13)(cid:11)%(cid:19)(cid:25)(cid:12)(cid:14)(cid:30)(cid:26)(cid:11)(cid:25)(cid:13) (cid:7)(cid:15) (cid:29)(cid:4)(cid:15). > > (cid:3)(cid:23)(cid:22)!(cid:26)"(cid:13)(cid:21)(cid:14)%(cid:22)(cid:14)(cid:3)(cid:23)(cid:22)!(cid:26)"(cid:13)(cid:21)(cid:14)<(cid:19)"%(cid:23) , (cid:29)(cid:16)(cid:6)(cid:4) (cid:29)+(cid:15)(cid:4) (cid:29)++. (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)<(cid:19)"%(cid:23) ,(cid:15) (cid:29)(cid:16)(cid:5)(cid:4) (cid:29)(cid:16)9. (cid:29)(cid:16)(cid:6). 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) (cid:15)(cid:29)+(cid:5). (cid:15)(cid:29)+:. (cid:15)(cid:29)(cid:5)(cid:4)(cid:4) (cid:24)(cid:19)(cid:10)(cid:14)%(cid:22)(cid:14)(cid:3)(cid:13)(cid:11)%(cid:19)(cid:25)(cid:12)(cid:14)(cid:30)(cid:26)(cid:11)(cid:25)(cid:13) 5 (cid:29)(cid:15)(cid:15)(cid:4) (cid:29)(cid:15)+(cid:4) (cid:29)(cid:15).(cid:4) 5(cid:13)(cid:11)"(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:20) (cid:29)(cid:4)(cid:4)9 (cid:29)(cid:4)(cid:15)(cid:4) (cid:29)(cid:4)(cid:15). 4(cid:10)(cid:10)(cid:13)(cid:21)(cid:14)5(cid:13)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ((cid:15) (cid:29)(cid:4)(cid:5)(cid:4) (cid:29)(cid:4).(cid:4) (cid:29)(cid:4)(cid:17)(cid:4) 5(cid:22))(cid:13)(cid:21)(cid:14)5(cid:13)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ( (cid:29)(cid:4)(cid:15)(cid:5) (cid:29)(cid:4)(cid:15)9 (cid:29)(cid:4)(cid:16)(cid:16) 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)(cid:8)(cid:22))(cid:14)(cid:3)(cid:10)(cid:11)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:14)? (cid:13)/ > > (cid:29)(cid:5)+(cid:4) (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) ?(cid:14)(cid:3)(cid:19)(cid:12)(cid:25)(cid:19)$(cid:19)(cid:20)(cid:11)(cid:25)%(cid:14)0(cid:23)(cid:11)(cid:21)(cid:11)(cid:20)%(cid:13)(cid:21)(cid:19) %(cid:19)(cid:20)(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25) (cid:14)(cid:2)(cid:14)(cid:11)(cid:25)"(cid:14),(cid:15)(cid:14)"(cid:22)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:19)(cid:25)(cid:20)(cid:26)!"(cid:13)(cid:14)&(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:29)(cid:14)(cid:18)(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:14) (cid:23)(cid:11)(cid:26)(cid:26)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:13)#(cid:20)(cid:13)(cid:13)"(cid:14)(cid:29)(cid:4)(cid:15)(cid:4)C(cid:14)(cid:10)(cid:13)(cid:21)(cid:14) (cid:19)"(cid:13)(cid:29) (cid:5)(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:4)(cid:17)(cid:4)/  2010 Microchip Technology Inc. DS39940D-page 333

PIC24FJ64GB004 FAMILY ++(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)(cid:19)(cid:9)(cid:20)(cid:21)(cid:9)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:7)(cid:15)(cid:22)(cid:7)(cid:23)(cid:6)(cid:9)(cid:24)(cid:25)(cid:5)(cid:26)(cid:9)(cid:27)(cid:9)(cid:3)(cid:29)(cid:3)(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!(cid:16)(cid:18)(cid:20)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) D D2 EXPOSED PAD e E E2 b 2 2 1 1 N NOTE1 N L K TOPVIEW BOTTOMVIEW A A3 A1 4(cid:25)(cid:19)% (cid:18)(cid:28)55(cid:28)(cid:18),(cid:24),(cid:8)(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)(cid:30)(cid:19)(cid:25) 6 (cid:5)(cid:5) (cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:4)(cid:29):.(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14);(cid:13)(cid:19)(cid:12)(cid:23)% (cid:7) (cid:4)(cid:29)9(cid:4) (cid:4)(cid:29)(cid:6)(cid:4) (cid:15)(cid:29)(cid:4)(cid:4) (cid:3)%(cid:11)(cid:25)"(cid:22)$$(cid:14) (cid:7)(cid:15) (cid:4)(cid:29)(cid:4)(cid:4) (cid:4)(cid:29)(cid:4)(cid:16) (cid:4)(cid:29)(cid:4). 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)+ (cid:4)(cid:29)(cid:16)(cid:4)(cid:14)(cid:8),2 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)<(cid:19)"%(cid:23) , 9(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 ,#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ,(cid:16) :(cid:29)+(cid:4) :(cid:29)(cid:5). :(cid:29)9(cid:4) 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) 9(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 ,#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)"(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2)(cid:16) :(cid:29)+(cid:4) :(cid:29)(cid:5). :(cid:29)9(cid:4) 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)<(cid:19)"%(cid:23) ( (cid:4)(cid:29)(cid:16). (cid:4)(cid:29)+(cid:4) (cid:4)(cid:29)+9 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) 5 (cid:4)(cid:29)+(cid:4) (cid:4)(cid:29)(cid:5)(cid:4) (cid:4)(cid:29).(cid:4) 0(cid:22)(cid:25)%(cid:11)(cid:20)%(cid:9)%(cid:22)(cid:9),#(cid:10)(cid:22) (cid:13)"(cid:14)(cid:30)(cid:11)" = (cid:4)(cid:29)(cid:16)(cid:4) > > (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) (cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:19) (cid:14) (cid:11))(cid:14) (cid:19)(cid:25)(cid:12)!(cid:26)(cid:11)%(cid:13)"(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:8),21 (cid:8)(cid:13)$(cid:13)(cid:21)(cid:13)(cid:25)(cid:20)(cid:13)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)’(cid:14)! !(cid:11)(cid:26)(cid:26)(cid:27)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13)’(cid:14)$(cid:22)(cid:21)(cid:14)(cid:19)(cid:25)$(cid:22)(cid:21)&(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:10)!(cid:21)(cid:10)(cid:22) (cid:13) (cid:14)(cid:22)(cid:25)(cid:26)(cid:27)(cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:15)(cid:4)+/ DS39940D-page 334  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY ++(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)(cid:19)(cid:9)(cid:20)(cid:21)(cid:9)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:7)(cid:15)(cid:22)(cid:7)(cid:23)(cid:6)(cid:9)(cid:24)(cid:25)(cid:5)(cid:26)(cid:9)(cid:27)(cid:9)(cid:3)(cid:29)(cid:3)(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!(cid:16)(cid:18)(cid:20)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)  2010 Microchip Technology Inc. DS39940D-page 335

PIC24FJ64GB004 FAMILY ++(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)3$(cid:14))(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)4(cid:7)(cid:15)(cid:22)(cid:9)(cid:24)(cid:10)3(cid:26)(cid:9)(cid:27)(cid:9)5%(cid:29)5%(cid:29)5(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:19)(cid:9)(cid:2)&%%(cid:9)(cid:30)(cid:30)(cid:9)!3(cid:16)(cid:18)(cid:10)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) D D1 E e E1 N b NOTE1 1 2 3 NOTE2 α A c φ β A1 A2 L L1 4(cid:25)(cid:19)% (cid:18)(cid:28)55(cid:28)(cid:18),(cid:24),(cid:8)(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)5(cid:13)(cid:11)" 6 (cid:5)(cid:5) 5(cid:13)(cid:11)"(cid:14)(cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:4)(cid:29)9(cid:4)(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14);(cid:13)(cid:19)(cid:12)(cid:23)% (cid:7) > > (cid:15)(cid:29)(cid:16)(cid:4) (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)(cid:16) (cid:4)(cid:29)(cid:6). (cid:15)(cid:29)(cid:4)(cid:4) (cid:15)(cid:29)(cid:4). (cid:3)%(cid:11)(cid:25)"(cid:22)$$(cid:14)(cid:14) (cid:7)(cid:15) (cid:4)(cid:29)(cid:4). > (cid:4)(cid:29)(cid:15). 2(cid:22)(cid:22)%(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) 5 (cid:4)(cid:29)(cid:5). (cid:4)(cid:29):(cid:4) (cid:4)(cid:29)(cid:17). 2(cid:22)(cid:22)%(cid:10)(cid:21)(cid:19)(cid:25)% 5(cid:15) (cid:15)(cid:29)(cid:4)(cid:4)(cid:14)(cid:8),2 2(cid:22)(cid:22)%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13) (cid:3) (cid:4)B +(cid:29).B (cid:17)B 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)<(cid:19)"%(cid:23) , (cid:15)(cid:16)(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) (cid:15)(cid:16)(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)<(cid:19)"%(cid:23) ,(cid:15) (cid:15)(cid:4)(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2)(cid:15) (cid:15)(cid:4)(cid:29)(cid:4)(cid:4)(cid:14)/(cid:3)0 5(cid:13)(cid:11)"(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:20) (cid:4)(cid:29)(cid:4)(cid:6) > (cid:4)(cid:29)(cid:16)(cid:4) 5(cid:13)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ( (cid:4)(cid:29)+(cid:4) (cid:4)(cid:29)+(cid:17) (cid:4)(cid:29)(cid:5). (cid:18)(cid:22)(cid:26)"(cid:14)(cid:2)(cid:21)(cid:11)$%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13)(cid:14)(cid:24)(cid:22)(cid:10) (cid:4) (cid:15)(cid:15)B (cid:15)(cid:16)B (cid:15)+B (cid:18)(cid:22)(cid:26)"(cid:14)(cid:2)(cid:21)(cid:11)$%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13)(cid:14)/(cid:22)%%(cid:22)& (cid:5) (cid:15)(cid:15)B (cid:15)(cid:16)B (cid:15)+B (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) 0(cid:23)(cid:11)&$(cid:13)(cid:21) (cid:14)(cid:11)%(cid:14)(cid:20)(cid:22)(cid:21)(cid:25)(cid:13)(cid:21) (cid:14)(cid:11)(cid:21)(cid:13)(cid:14)(cid:22)(cid:10)%(cid:19)(cid:22)(cid:25)(cid:11)(cid:26)D(cid:14) (cid:19)E(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25) (cid:14)(cid:2)(cid:15)(cid:14)(cid:11)(cid:25)"(cid:14),(cid:15)(cid:14)"(cid:22)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:19)(cid:25)(cid:20)(cid:26)!"(cid:13)(cid:14)&(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:29)(cid:14)(cid:18)(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:14) (cid:23)(cid:11)(cid:26)(cid:26)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:13)#(cid:20)(cid:13)(cid:13)"(cid:14)(cid:4)(cid:29)(cid:16).(cid:14)&&(cid:14)(cid:10)(cid:13)(cid:21)(cid:14) (cid:19)"(cid:13)(cid:29) (cid:5)(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:8),21 (cid:8)(cid:13)$(cid:13)(cid:21)(cid:13)(cid:25)(cid:20)(cid:13)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)’(cid:14)! !(cid:11)(cid:26)(cid:26)(cid:27)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13)’(cid:14)$(cid:22)(cid:21)(cid:14)(cid:19)(cid:25)$(cid:22)(cid:21)&(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:10)!(cid:21)(cid:10)(cid:22) (cid:13) (cid:14)(cid:22)(cid:25)(cid:26)(cid:27)(cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:4)(cid:17):/ DS39940D-page 336  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY ++(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)3$(cid:14))(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)4(cid:7)(cid:15)(cid:22)(cid:9)(cid:24)(cid:10)3(cid:26)(cid:9)(cid:27)(cid:9)5%(cid:29)5%(cid:29)5(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:19)(cid:9)(cid:2)&%%(cid:9)(cid:30)(cid:30)(cid:9)!3(cid:16)(cid:18)(cid:10)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)  2010 Microchip Technology Inc. DS39940D-page 337

PIC24FJ64GB004 FAMILY (cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9),$6(cid:14))(cid:22)(cid:9),(cid:30)(cid:7)(cid:11)(cid:11)(cid:9)-(cid:17)(cid:13)(cid:11)(cid:14))(cid:6)(cid:9)(cid:24),,(cid:26)(cid:9)(cid:27)(cid:9)’&2%(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8) (cid:9)!,,-(cid:10)" (cid:20)(cid:21)(cid:13)(cid:6)* 2(cid:22)(cid:21)(cid:14)%(cid:23)(cid:13)(cid:14)&(cid:22) %(cid:14)(cid:20)!(cid:21)(cid:21)(cid:13)(cid:25)%(cid:14)(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)"(cid:21)(cid:11))(cid:19)(cid:25)(cid:12) ’(cid:14)(cid:10)(cid:26)(cid:13)(cid:11) (cid:13)(cid:14) (cid:13)(cid:13)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12)(cid:14)(cid:3)(cid:10)(cid:13)(cid:20)(cid:19)$(cid:19)(cid:20)(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14)(cid:11)%(cid:14) (cid:23)%%(cid:10)133)))(cid:29)&(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:29)(cid:20)(cid:22)&3(cid:10)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:19)(cid:25)(cid:12) D N E E1 1 2 b NOTE1 e c A A2 φ A1 L1 L 4(cid:25)(cid:19)% (cid:18)(cid:28)55(cid:28)(cid:18),(cid:24),(cid:8)(cid:3) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:14)5(cid:19)&(cid:19)% (cid:18)(cid:28)6 67(cid:18) (cid:18)(cid:7)8 6!&((cid:13)(cid:21)(cid:14)(cid:22)$(cid:14)(cid:30)(cid:19)(cid:25) 6 (cid:16)9 (cid:30)(cid:19)%(cid:20)(cid:23) (cid:13) (cid:4)(cid:29):.(cid:14)/(cid:3)0 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14);(cid:13)(cid:19)(cid:12)(cid:23)% (cid:7) > > (cid:16)(cid:29)(cid:4)(cid:4) (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:7)(cid:16) (cid:15)(cid:29):. (cid:15)(cid:29)(cid:17). (cid:15)(cid:29)9. (cid:3)%(cid:11)(cid:25)"(cid:22)$$(cid:14) (cid:7)(cid:15) (cid:4)(cid:29)(cid:4). > > 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)<(cid:19)"%(cid:23) , (cid:17)(cid:29)(cid:5)(cid:4) (cid:17)(cid:29)9(cid:4) 9(cid:29)(cid:16)(cid:4) (cid:18)(cid:22)(cid:26)"(cid:13)"(cid:14)(cid:30)(cid:11)(cid:20)*(cid:11)(cid:12)(cid:13)(cid:14)<(cid:19)"%(cid:23) ,(cid:15) .(cid:29)(cid:4)(cid:4) .(cid:29)+(cid:4) .(cid:29):(cid:4) 7(cid:31)(cid:13)(cid:21)(cid:11)(cid:26)(cid:26)(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) (cid:2) (cid:6)(cid:29)(cid:6)(cid:4) (cid:15)(cid:4)(cid:29)(cid:16)(cid:4) (cid:15)(cid:4)(cid:29).(cid:4) 2(cid:22)(cid:22)%(cid:14)5(cid:13)(cid:25)(cid:12)%(cid:23) 5 (cid:4)(cid:29).. (cid:4)(cid:29)(cid:17). (cid:4)(cid:29)(cid:6). 2(cid:22)(cid:22)%(cid:10)(cid:21)(cid:19)(cid:25)% 5(cid:15) (cid:15)(cid:29)(cid:16).(cid:14)(cid:8),2 5(cid:13)(cid:11)"(cid:14)(cid:24)(cid:23)(cid:19)(cid:20)*(cid:25)(cid:13) (cid:20) (cid:4)(cid:29)(cid:4)(cid:6) > (cid:4)(cid:29)(cid:16). 2(cid:22)(cid:22)%(cid:14)(cid:7)(cid:25)(cid:12)(cid:26)(cid:13) (cid:3) (cid:4)B (cid:5)B 9B 5(cid:13)(cid:11)"(cid:14)<(cid:19)"%(cid:23) ( (cid:4)(cid:29)(cid:16)(cid:16) > (cid:4)(cid:29)+9 (cid:20)(cid:21)(cid:13)(cid:6)(cid:12)* (cid:15)(cid:29) (cid:30)(cid:19)(cid:25)(cid:14)(cid:15)(cid:14)(cid:31)(cid:19) !(cid:11)(cid:26)(cid:14)(cid:19)(cid:25)"(cid:13)#(cid:14)$(cid:13)(cid:11)%!(cid:21)(cid:13)(cid:14)&(cid:11)(cid:27)(cid:14)(cid:31)(cid:11)(cid:21)(cid:27)’(cid:14)(!%(cid:14)&! %(cid:14)((cid:13)(cid:14)(cid:26)(cid:22)(cid:20)(cid:11)%(cid:13)"(cid:14))(cid:19)%(cid:23)(cid:19)(cid:25)(cid:14)%(cid:23)(cid:13)(cid:14)(cid:23)(cid:11)%(cid:20)(cid:23)(cid:13)"(cid:14)(cid:11)(cid:21)(cid:13)(cid:11)(cid:29) (cid:16)(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25) (cid:14)(cid:2)(cid:14)(cid:11)(cid:25)"(cid:14),(cid:15)(cid:14)"(cid:22)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:19)(cid:25)(cid:20)(cid:26)!"(cid:13)(cid:14)&(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:29)(cid:14)(cid:18)(cid:22)(cid:26)"(cid:14)$(cid:26)(cid:11) (cid:23)(cid:14)(cid:22)(cid:21)(cid:14)(cid:10)(cid:21)(cid:22)%(cid:21)! (cid:19)(cid:22)(cid:25) (cid:14) (cid:23)(cid:11)(cid:26)(cid:26)(cid:14)(cid:25)(cid:22)%(cid:14)(cid:13)#(cid:20)(cid:13)(cid:13)"(cid:14)(cid:4)(cid:29)(cid:16)(cid:4)(cid:14)&&(cid:14)(cid:10)(cid:13)(cid:21)(cid:14) (cid:19)"(cid:13)(cid:29) +(cid:29) (cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:19)(cid:25)(cid:12)(cid:14)(cid:11)(cid:25)"(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:19)(cid:25)(cid:12)(cid:14)(cid:10)(cid:13)(cid:21)(cid:14)(cid:7)(cid:3)(cid:18),(cid:14)-(cid:15)(cid:5)(cid:29).(cid:18)(cid:29) /(cid:3)01 /(cid:11) (cid:19)(cid:20)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)(cid:29)(cid:14)(cid:24)(cid:23)(cid:13)(cid:22)(cid:21)(cid:13)%(cid:19)(cid:20)(cid:11)(cid:26)(cid:26)(cid:27)(cid:14)(cid:13)#(cid:11)(cid:20)%(cid:14)(cid:31)(cid:11)(cid:26)!(cid:13)(cid:14) (cid:23)(cid:22))(cid:25)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13) (cid:29) (cid:8),21 (cid:8)(cid:13)$(cid:13)(cid:21)(cid:13)(cid:25)(cid:20)(cid:13)(cid:14)(cid:2)(cid:19)&(cid:13)(cid:25) (cid:19)(cid:22)(cid:25)’(cid:14)! !(cid:11)(cid:26)(cid:26)(cid:27)(cid:14))(cid:19)%(cid:23)(cid:22)!%(cid:14)%(cid:22)(cid:26)(cid:13)(cid:21)(cid:11)(cid:25)(cid:20)(cid:13)’(cid:14)$(cid:22)(cid:21)(cid:14)(cid:19)(cid:25)$(cid:22)(cid:21)&(cid:11)%(cid:19)(cid:22)(cid:25)(cid:14)(cid:10)!(cid:21)(cid:10)(cid:22) (cid:13) (cid:14)(cid:22)(cid:25)(cid:26)(cid:27)(cid:29) (cid:18)(cid:19)(cid:20)(cid:21)(cid:22)(cid:20)(cid:23)(cid:19)(cid:10)(cid:24)(cid:13)(cid:20)(cid:23)(cid:25)(cid:22)(cid:26)(cid:22)(cid:12)(cid:27)(cid:2)(cid:21)(cid:11))(cid:19)(cid:25)(cid:12)0(cid:4)(cid:5)(cid:9)(cid:4)(cid:17)+/ DS39940D-page 338  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging  2010 Microchip Technology Inc. DS39940D-page 339

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 340  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY APPENDIX A: REVISION HISTORY Revision C (October 2009) Corrected Section10.3 “Input Change Notification” Revision A (April 2009) regarding the number of ICN inputs and the availability of pull-downs. Original data sheet for the PIC24FJ64GB004 family of devices. Updated Section10.4.2 “Available Peripherals” by removing the Timer 1 clock input from Table10-2. Revision B (July 2009) Updated Section29.1 “DC Characteristics” as follows: Removed the unimplemented CNPD1 and CNPD2 registers from Table4-4. Corrected the addresses of • Added new specifications to Tables29-4 and 29-5 the CNPU1 and CNPU2 registers in the same table. for IDD and IIDLE at 0.5 MIPS operation. Updated Table6-2 (Reset Delay Times) with the • Updated Table29-4 with revised maximum IDD addition of TRSRT to all table entries. specifications for 1 MIPS and 4 MIPS. • Renumbered the parameters for the delta IPD Updated Register7-35 (INTTREG) with a more current (32kHz, SOSCEL = 11) from DC62n to descriptive version. DC63n. Updated Section9.2.4 “Deep Sleep Mode” with Revision D (August 2010) family-specific information and an extended discussion of special cases for Deep Sleep mode entry. Updated Section10.4.5 “Considerations for Peripheral Pin Selection” as follows: Updated Section29.1 “DC Characteristics” as follows: • Replaced the code in Example10-1. • Added Maximum values to Tables29-4, 29-5, • Added the new code in Example10-3. 29-6 and 29-7. Updated Figure18-1 in Section18.0 “Universal • Updated specifications in Tables29-3 and 29-8. Serial Bus with On-The-Go Support (USB OTG)” • Added new Tables29-11 (Comparator Specifica- Updated Section29.1 “DC Characteristics”as tions) and 29-12 (Comparator Voltage Reference follows: Specifications), renumbering all subsequent • Added the “125°c data” in tables. Table29-4,Table29-5,Table29-6 and Table29-7. • Removed redundant or obsolete specifications in • Updated Min and Typ columns of DC16 in Tables29-6, 29-7 and 29-12. Table29-3. Updated Section29.2 “AC Characteristics and • Updated OS10 parameter in Table29-16. Timing Parameters” as follows: • Added rows, AD08 and AD09, in Table29-22. • Updated specifications in Tables29-17 and • Added Figure29-2. 29-19. • Added new Table29-21 (Reset, Power-up Timer and Brown-out Reset Timing Requirements), renumbering all subsequent tables. Other minor typographic revisions throughout the document.  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 342  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY INDEX A Partially Multiplexed Addressing Application Example.........................................239 A/D Converter PIC24F CPU Core......................................................26 Analog Input Model...................................................267 PIC24FJ64GB004 Family (General)...........................12 Transfer Function......................................................268 PMP Module Overview.............................................231 AC Characteristics PSV Operation............................................................53 A/D Specifications.....................................................324 Reset System.............................................................63 ADC Conversion Requirements................................325 RTCC........................................................................241 Capacitive Loading Requirements on SPI Master, Frame Master Connection....................179 Output Pins.......................................................319 SPI Master, Frame Slave Connection......................179 CLKO and I/O Timing................................................322 SPI Master/Slave Connection External Clock Requirements...................................320 (Enhanced Buffer Modes).................................178 Internal RC Oscillator Accuracy................................321 SPI Master/Slave Connection (Standard Mode).......178 Internal RC Oscillator Specifications.........................321 SPI Slave, Frame Master Connection......................179 Load Conditions and Requirements for SPI Slave, Frame Slave Connection........................179 Timing Specifications........................................319 SPIx Module (Enhanced Mode)................................173 PLL Clock Specifications..........................................321 SPIx Module (Standard Mode).................................172 Reset, Power-up Timer and Brown-out System Clock............................................................107 Reset Timing.....................................................322 Triple Comparator Module........................................269 Temperature and Voltage Specifications..................319 Typical Shared I/O Port Structure.............................127 Alternate Interrupt Vector Table (AIVT)..............................69 UART (Simplified).....................................................189 Assembler USB OTG MPASM Assembler...................................................294 Bus Power Only................................................199 B Dual Power, Example.......................................199 Block Diagrams External Pull-up for Full-Speed 10-Bit High-Speed A/D Converter.............................260 Device Mode............................................199 16-Bit Asynchronous Timer3 and Timer5.................153 Host Interface, Example...................................200 16-Bit Synchronous Timer2 and Timer4...................153 OTG Interface, Example...................................200 16-Bit Timer1 Module................................................149 Self-Power Only................................................199 32-Bit Timer2/3 and Timer4/5...................................152 USB OTG Interrupt Funnel.......................................206 8-Bit Multiplexed Address and Data USB OTG Module.....................................................198 Application Example.........................................240 USB PLL...................................................................114 Accessing Program Memory Using Table Instructions52 Watchdog Timer (WDT)............................................289 Addressable PSP Example.......................................238 C Addressing for Table Registers...................................55 C Compilers BDT Mapping for Endpoint Buffering Modes............202 MPLAB C18..............................................................294 CALL Stack Frame......................................................50 Charge Time Measurement Unit. See CTMU. Comparator Voltage Reference................................273 Code Examples CPU Programmer’s Model..........................................27 Basic Clock Switching Sequence.............................113 CRC Module.............................................................253 Configuring UART1 Input and Output CRC Shift Engine......................................................253 Functions, Assembly........................................134 CTMU Connections and Internal Configuration Erasing a Program Memory Block, ‘C’........................59 for Capacitance Measurement..........................275 I/O Port Write/Read..................................................128 CTMU Typical Connections and Internal Initiating a Programming Sequence, ‘C’.....................60 Configuration for Pulse Delay Generation........276 Initiating a Programming Sequence, Assembly..........60 CTMU Typical Connections and Internal Loading the Write Buffers, ‘C’.....................................60 Configuration for Time Measurement...............276 Loading the Write Buffers, Assembly.........................59 Data Access From Program Space Address PWRSAV Instruction Syntax....................................117 Generation..........................................................51 I2C Module................................................................182 Setting the RTCWREN Bit........................................242 Single-Word Flash Programming, ‘C’.........................61 Individual Comparator Configurations.......................270 Single-Word Flash Programming, Assembly..............61 Input Capture............................................................157 Code Protection................................................................289 LCD Control Example, Byte Mode............................240 Code Segment Protection........................................290 Legacy PSP Example...............................................238 Configuration Options.......................................290 Master Mode, Demultiplexed Addressing.................238 Configuration Register Protection.............................290 Master Mode, Fully Multiplexed Addressing.............239 Comparator Voltage Reference........................................273 Master Mode, Partially Multiplexed Addressing........239 Configuring...............................................................273 Multiplexed Addressing Application Example...........239 Configuration Bits.............................................................279 On-Chip Regulator Connections...............................287 Core Features.......................................................................9 Output Compare (16-Bit Mode).................................162 Parallel EEPROM Example, 16-Bit Data..................240 Parallel EEPROM Example, 8-Bit Data....................240  2010 Microchip Technology Inc. DS39940D-page 343

PIC24FJ64GB004 FAMILY CPU F Arithmetic Logic Unit (ALU).........................................29 Flash Configuration Words.................................32, 279–285 Clocking Scheme......................................................108 Flash Program Memory......................................................55 Control Registers........................................................28 and Table Instructions................................................55 Core Registers............................................................27 Enhanced ICSP Operation.........................................56 Programmer’s Model...................................................25 JTAG Operation..........................................................56 CRC Programming Algorithm..............................................58 Registers...................................................................255 RTSP Operation.........................................................56 Typical Operation......................................................255 Single-Word Programming.........................................61 User Interface...........................................................254 Data..................................................................254 I Polynomial........................................................254 I/O Ports CTMU Analog Input Voltage Considerations.......................128 Measuring Capacitance............................................275 Analog Port Pins Configuration.................................128 Measuring Time........................................................276 Input Change Notification.........................................129 Pulse Delay and Generation.....................................276 Open-Drain Configuration.........................................128 Customer Change Notification Service.............................348 Parallel (PIO)............................................................127 Customer Notification Service...........................................348 Peripheral Pin Select................................................129 Customer Support.............................................................348 Pull-ups and Pull-Downs...........................................129 D I2C Clock Rates..............................................................183 Data Memory Communicating as Master in a Single Address Space............................................................33 Master Environment.........................................181 Memory Map...............................................................33 Reserved Addresses................................................183 Near Data Space........................................................34 Setting Baud Rate When Operating as SFR Space..................................................................34 Bus Master.......................................................183 Software Stack............................................................50 Slave Address Masking............................................183 Space Organization and Alignment............................34 Input Capture DC Characteristics 32-Bit Mode..............................................................158 Comparator Specifications........................................318 Operations................................................................158 Comparator Voltage Reference................................318 Synchronous and Trigger Modes..............................157 I/O Pin Input Specifications.......................................316 Input Capture with Dedicated Timers...............................157 I/O Pin Output Specifications....................................317 Instruction Set Idle Current...............................................................311 Overview...................................................................299 Internal Voltage Regulator........................................318 Summary..................................................................297 Operating Current.....................................................309 Symbols Used in Opcode Descriptions....................298 Power-Down Base Current.......................................313 Instruction-Based Power-Saving Modes...........................117 Power-Down Peripheral Module Current (IPD)..........314 Deep Sleep...............................................................118 Program Memory......................................................317 Idle............................................................................118 Temperature and Voltage Specifications..................308 Sleep........................................................................117 Deep Sleep BOR (DSBOR)................................................67 Inter-Integrated Circuit. See I2C.......................................181 Deep Sleep Watchdog Timer (DSWDT)...........................289 Internet Address...............................................................348 Development Support.......................................................293 Interrupt Service Routine (ISR).........................................106 DISVREG Pin....................................................................287 Interrupt Vector Table (IVT)................................................69 Doze Mode........................................................................125 Interrupts E and Reset Sequence..................................................69 Control and Status Registers......................................72 Electrical Characteristics Implemented Vectors..................................................71 Absolute Maximum Ratings......................................305 Setup and Service Procedures.................................106 Thermal Conditions...................................................307 Trap Vectors...............................................................70 V/F Graphs................................................................306 Vector Table...............................................................70 Equations A/D Conversion Clock Period...................................267 J Baud Rate Reload Calculation..................................183 JTAG Interface..................................................................291 Calculating the PWM Period.....................................165 Calculation for Maximum PWM Resolution...............165 M Estimating USB Transceiver Current Microchip Internet Web Site..............................................348 Consumption.....................................................201 MPLAB ASM30 Assembler, Linker, Librarian...................294 Relationship Between Device and SPI MPLAB Integrated Development Environment Software..293 Clock Speed......................................................180 MPLAB PM3 Device Programmer....................................296 UART Baud Rate with BRGH = 0.............................190 MPLAB REAL ICE In-Circuit Emulator System................295 UART Baud Rate with BRGH = 1.............................190 MPLINK Object Linker/MPLIB Object Librarian................294 Errata....................................................................................8 Examples Baud Rate Error Calculation (BRGH = 0).................190 DS39940D-page 344  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY N CPU Core...................................................................35 CRC............................................................................46 Near Data Space................................................................34 CTMU.........................................................................43 O Deep Sleep.................................................................48 On-Chip Voltage Regulator...............................................287 I2C..............................................................................41 BOR..........................................................................288 ICN.............................................................................36 POR..........................................................................287 Input Capture..............................................................39 Power-up Requirements...........................................288 Interrupt Controller......................................................37 Standby Mode...........................................................288 NVM............................................................................48 Tracking....................................................................287 Output Compare.........................................................40 Oscillator Configuration.....................................................107 Pad Configuration.......................................................43 Clock Selection.........................................................108 Parallel Master/Slave Port..........................................45 Clock Switching.........................................................112 Peripheral Pin Select..................................................47 Sequence..........................................................113 PMD............................................................................49 Initial Configuration on POR.....................................108 PORTA.......................................................................42 Secondary Oscillator (SOSC)...................................115 PORTB.......................................................................42 USB Operation..........................................................114 PORTC.......................................................................42 Special Considerations.....................................114 RTCC..........................................................................46 Output Compare SPI..............................................................................42 32-Bit Mode...............................................................161 System........................................................................48 Operations................................................................163 Timers.........................................................................38 Subcycle Resolution.................................................166 UART..........................................................................41 Synchronous and Trigger Modes..............................161 USB OTG...................................................................44 Output Compare with Dedicated Timers...........................161 Registers AD1CHS (A/D Input Select)......................................264 P AD1CON1 (A/D Control 1)........................................261 Packaging.........................................................................327 AD1CON2 (A/D Control 2)........................................262 Details.......................................................................329 AD1CON3 (A/D Control 3)........................................263 Marking.....................................................................327 AD1CSSL (A/D Input Scan Select)...........................266 Parallel Master Port. See PMP.........................................231 AD1PCFG (A/D Port Configuration).........................265 Peripheral Enable Bits......................................................125 ALCFGRPT (Alarm Configuration)...........................245 Peripheral Module Disable Bits.........................................125 ALMINSEC (Alarm Minutes and Peripheral Pin Select (PPS)..............................................129 Seconds Value)................................................249 Available Peripherals and Pins.................................129 ALMTHDY (Alarm Month and Day Value)................248 Configuration Control................................................132 ALWDHR (Alarm Weekday and Hours Value).........248 Considerations for Use.............................................133 BDnSTAT Prototype (Buffer Descriptor n Input Mapping...........................................................130 Status, CPU Mode)...........................................205 Output Mapping........................................................131 BDnSTAT Prototype (Buffer Descriptor n Peripheral Priority.....................................................129 Status, USB Mode)...........................................204 Pin Diagrams................................................................4, 5, 6 CLKDIV (Clock Divider)............................................111 Pinout Descriptions.............................................................13 CMSTAT (Comparator Module Status)....................272 Power-Saving Features....................................................117 CMxCON (Comparator x Control)............................271 Clock Frequency and Clock Switching......................117 CORCON (CPU Control)............................................29 Product Identification System...........................................350 CORCON (CPU Core Control)...................................73 Program Memory CRCCON1 (CRC Control 1).....................................256 Access Using Table Instructions.................................52 CRCCON2 (CRC Control 2).....................................257 Address Space............................................................31 CRCXORH (CRC XOR Polynomial, High Byte).......258 Addressing..................................................................50 CRCXORL (CRC XOR Polynomial, Low Byte).........257 Flash Configuration Words.........................................32 CTMUCON (CTMU Control).....................................277 Memory Maps.............................................................31 CTMUICON (CTMU Current Control).......................278 Organization................................................................32 CVRCON (Comparator Voltage Program Space Visibility.............................................53 Reference Control)...........................................274 Program Space Visibility (PSV)..........................................53 CW1 (Flash Configuration Word 1)..........................280 Program Verification.........................................................289 CW2 (Flash Configuration Word 2)..........................282 Pulse-Width Modulation (PWM) Mode..............................164 CW3 (Flash Configuration Word 3)..........................284 Pulse-Width Modulation. See PWM. DEVID (Device ID)....................................................286 PWM DEVREV (Device Revision)......................................286 Duty Cycle and Period..............................................165 DSCON (Deep Sleep Control)..................................123 DSWAKE (Deep Sleep Wake-up Source)................124 R I2CxCON (I2Cx Control)...........................................184 Reader Response.............................................................349 I2CxMSK (I2Cx Slave Mode Address Mask)............188 Reference Clock Output....................................................115 I2CxSTAT (I2Cx Status)...........................................186 Register Maps ICxCON1 (Input Capture x Control 1).......................159 A/D Converter.............................................................43 ICxCON2 (Input Capture x Control 2).......................160 Comparators...............................................................46 IEC0 (Interrupt Enable Control 0)...............................82  2010 Microchip Technology Inc. DS39940D-page 345

PIC24FJ64GB004 FAMILY IEC1 (Interrupt Enable Control 1)...............................83 RPOR11 (Peripheral Pin Select Output 11)..............147 IEC2 (Interrupt Enable Control 2)...............................84 RPOR12 (Peripheral Pin Select Output 12)..............148 IEC3 (Interrupt Enable Control 3)...............................85 RPOR2 (Peripheral Pin Select Output 2)..................143 IEC4 (Interrupt Enable Control 4)...............................86 RPOR3 (Peripheral Pin Select Output 3)..................143 IEC5 (Interrupt Enable Control 5)...............................87 RPOR4 (Peripheral Pin Select Output 4)..................144 IFS0 (Interrupt Flag Status 0).....................................76 RPOR5 (Peripheral Pin Select Output 5)..................144 IFS1 (Interrupt Flag Status 1).....................................77 RPOR6 (Peripheral Pin Select Output 6)..................145 IFS2 (Interrupt Flag Status 2).....................................78 RPOR7 (Peripheral Pin Select Output 7)..................145 IFS3 (Interrupt Flag Status 3).....................................79 RPOR8 (Peripheral Pin Select Output 8)..................146 IFS4 (Interrupt Flag Status 4).....................................80 RPOR9 (Peripheral Pin Select Output 9)..................146 IFS5 (Interrupt Flag Status 5).....................................81 SPIxCON1 (SPIx Control 1)......................................176 INTCON1 (Interrupt Control 1)....................................74 SPIxCON2 (SPIx Control 2)......................................177 INTCON2 (Interrupt Control 2)....................................75 SPIxSTAT (SPIx Status and Control).......................174 INTTREG (Interrupt Control and Status)...................105 SR (ALU STATUS, in CPU)........................................73 IPC0 (Interrupt Priority Control 0)...............................88 SR (ALU STATUS).....................................................28 IPC1 (Interrupt Priority Control 1)...............................89 T1CON (Timer1 Control)..........................................150 IPC10 (Interrupt Priority Control 10)...........................98 TxCON (Timer2 and Timer4 Control).......................154 IPC11 (Interrupt Priority Control 11)...........................99 TyCON (Timer3 and Timer5 Control).......................155 IPC12 (Interrupt Priority Control 12).........................100 U1ADDR (USB Address)..........................................219 IPC15 (Interrupt Priority Control 15).........................101 U1CNFG1 (USB Configuration 1).............................220 IPC16 (Interrupt Priority Control 16).........................102 U1CNFG2 (USB Configuration 2).............................221 IPC18 (Interrupt Priority Control 18).........................103 U1CON (USB Control, Device Mode).......................217 IPC19 (Interrupt Priority Control 19).........................103 U1CON (USB Control, Host Mode)..........................218 IPC2 (Interrupt Priority Control 2)...............................90 U1EIE (USB Error Interrupt Enable).........................228 IPC21 (Interrupt Priority Control 21).........................104 U1EIR (USB Error Interrupt Status)..........................227 IPC3 (Interrupt Priority Control 3)...............................91 U1EPn (USB Endpoint n Control).............................229 IPC4 (Interrupt Priority Control 4)...............................92 U1IE (USB Interrupt Enable)....................................226 IPC5 (Interrupt Priority Control 5)...............................93 U1IR (USB Interrupt Status, Device Mode)..............224 IPC6 (Interrupt Priority Control 6)...............................94 U1IR (USB Interrupt Status, Host Mode)..................225 IPC7 (Interrupt Priority Control 7)...............................95 U1OTGCON (USB OTG Control).............................214 IPC8 (Interrupt Priority Control 8)...............................96 U1OTGIE (USB OTG Interrupt Enable, IPC9 (Interrupt Priority Control 9)...............................97 Host Mode).......................................................223 MINSEC (RTCC Minutes and Seconds Value).........247 U1OTGIR (USB OTG Interrupt Status, MTHDY (RTCC Month and Day Value)....................246 Host Mode).......................................................222 NVMCON (Flash Memory Control).............................57 U1OTGSTAT (USB OTG Status, Host Mode)..........213 OCxCON1 (Output Compare x Control 1)................167 U1PWMCON USB (VBUS PWM Generator OCxCON2 (Output Compare x Control 2)................169 Control).............................................................230 OSCCON (Oscillator Control)...................................109 U1PWRC (USB Power Control)................................215 OSCTUN (FRC Oscillator Tune)...............................112 U1SOF (USB OTG Start-of-Token PADCFG1 (Pad Configuration Control)............237, 244 Threshold, Host Mode).....................................220 PMADDR (Parallel Port Address).............................235 U1STAT (USB Status)..............................................216 PMAEN (Parallel Port Enable)..................................235 U1TOK (USB Token, Host Mode).............................219 PMCON (Parallel Port Control).................................232 UxMODE (UARTx Mode)..........................................192 PMMODE (Parallel Port Mode).................................234 UxSTA (UARTx Status and Control).........................194 PMSTAT (Parallel Port Status).................................236 WKDYHR (RTCC Weekday and Hours Value).........247 RCFGCAL (RTCC Calibration and YEAR (RTCC Year Value)........................................246 Configuration)...................................................243 Reset, Power-up Timer and Brown-out Reset RCON (Reset Control)................................................64 Timing Requirements................................................322 REFOCON (Reference Oscillator Control)................116 Resets RPINR0 (Peripheral Pin Select Input 0)....................135 BOR (Brown-out Reset)..............................................63 RPINR1 (Peripheral Pin Select Input 1)....................135 Clock Source Selection...............................................65 RPINR11 (Peripheral Pin Select Input 11)................138 CM (Configuration Mismatch Reset)...........................63 RPINR18 (Peripheral Pin Select Input 18)................139 Delay Times................................................................66 RPINR19 (Peripheral Pin Select Input 19)................139 Device Times..............................................................65 RPINR20 (Peripheral Pin Select Input 20)................140 IOPUWR (Illegal Opcode Reset)................................63 RPINR21 (Peripheral Pin Select Input 21)................140 MCLR (Pin Reset).......................................................63 RPINR22 (Peripheral Pin Select Input 22)................141 POR (Power-on Reset)...............................................63 RPINR23 (Peripheral Pin Select Input 23)................141 RCON Flags Operation...............................................65 RPINR3 (Peripheral Pin Select Input 3)....................136 SFR States.................................................................67 RPINR4 (Peripheral Pin Select Input 4)....................136 SWR (RESET Instruction)..........................................63 RPINR7 (Peripheral Pin Select Input 7)....................137 TRAPR (Trap Conflict Reset).....................................63 RPINR8 (Peripheral Pin Select Input 8)....................137 UWR (Uninitialized W Register Reset).......................63 RPINR9 (Peripheral Pin Select Input 9)....................138 WDT (Watchdog Timer Reset)...................................63 RPOR1 (Peripheral Pin Select Output 1)..................142 Revision History................................................................341 RPOR10 (Peripheral Pin Select Output 10)..............147 DS39940D-page 346  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY RTCC Universal Asynchronous Receiver Transmitter. See UART. Alarm Configuration..................................................250 Universal Serial Bus Alarm Mask Settings (figure).....................................251 Buffer Descriptors Calibration.................................................................250 Assignment in Different Buffering Modes.........203 Register Mapping......................................................242 Interrupts Selecting Clock Source.............................................242 and USB Transactions......................................207 Source Clock.............................................................241 Universal Serial Bus. See USB OTG. Write Lock.................................................................242 USB On-The-Go (OTG)......................................................10 USB OTG S Buffer Descriptors and BDT......................................202 Selective Peripheral Power Control..................................125 Device Mode Operation............................................207 Serial Peripheral Interface. See SPI. DMA Interface...........................................................203 SFR Space..........................................................................34 Hardware Configuration Software Simulator (MPLAB SIM).....................................295 Device Mode.....................................................199 Software Stack....................................................................50 External Interface.............................................201 Special Features.................................................................10 Host and OTG Modes.......................................200 SPI Transceiver Power Requirements....................201 T VBUS Voltage Generation.................................201 Host Mode Operation...............................................208 Timer1...............................................................................149 Interrupts..................................................................206 Timer2/3 and Timer4/5......................................................151 OTG Operation.........................................................210 Timing Diagrams Registers..........................................................212–230 CLKO and I/O Timing................................................322 VBUS Voltage Generation.........................................201 External Clock...........................................................320 V Trap Service Routine (TSR)..............................................106 Triple Comparator.............................................................269 VDDCORE/VCAP Pin...........................................................287 U W UART................................................................................189 Watchdog Timer (WDT)....................................................288 Baud Rate Generator (BRG).....................................190 Control Register........................................................289 IrDA Support.............................................................191 Windowed Operation................................................289 Operation of UxCTS and UxRTS Pins......................191 WWW Address.................................................................348 Receiving WWW, On-Line Support.......................................................8 8-Bit or 9-Bit Data Mode...................................191 Transmitting 8-Bit Data Mode................................................191 9-Bit Data Mode................................................191 Break and Sync Sequence...............................191  2010 Microchip Technology Inc. DS39940D-page 347

PIC24FJ64GB004 FAMILY NOTES: DS39940D-page 348  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY THE MICROCHIP WEB SITE CUSTOMER SUPPORT Microchip provides online support via our WWW site at Users of Microchip products can receive assistance www.microchip.com. This web site is used as a means through several channels: to make files and information easily available to • Distributor or Representative customers. Accessible by using your favorite Internet • Local Sales Office browser, the web site contains the following • Field Application Engineer (FAE) information: • Technical Support • Product Support – Data sheets and errata, • Development Systems Information Line application notes and sample programs, design resources, user’s guides and hardware support Customers should contact their distributor, documents, latest software releases and archived representative or field application engineer (FAE) for software support. Local sales offices are also available to help • General Technical Support – Frequently Asked customers. A listing of sales offices and locations is Questions (FAQ), technical support requests, included in the back of this document. online discussion groups, Microchip consultant Technical support is available through the web site program member listing at: http://support.microchip.com • Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives CUSTOMER CHANGE NOTIFICATION SERVICE Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.  2010 Microchip Technology Inc. DS39940D-page 349

PIC24FJ64GB004 FAMILY READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod- uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document. To: Technical Publications Manager Total Pages Sent ________ RE: Reader Response From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ FAX: (______) _________ - _________ Application (optional): Would you like a reply? Y N Device: PIC24FJ64GB004 Family Literature Number: DS39940D Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs? 3. Do you find the organization of this document easy to follow? If not, why? 4. What additions to the document do you think would enhance the structure and subject? 5. What deletions from the document could be made without affecting the overall usefulness? 6. Is there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39940D-page 350  2010 Microchip Technology Inc.

PIC24FJ64GB004 FAMILY PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PIC 24 FJ 64 GB0 04 T - I / PT - XXX Examples: a) PIC24FJ64GB004-I/PT: Microchip Trademark PIC24F device with USB On-The-Go, 64-Kbyte program memory, 44-pin, Industrial Architecture temp.,TQFP package. Flash Memory Family b) PIC24FJ32GB002-I/ML: PIC24F device with USB On-The-Go, Program Memory Size (KB) 32-Kbyte program memory, 28-pin, Industrial Product Group temp.,QFN package. Pin Count Tape and Reel Flag (if applicable) Temperature Range Package Pattern Architecture 24 = 16-bit modified Harvard without DSP Flash Memory Family FJ = Flash program memory Product Group GB0= General purpose microcontrollers with USB On-The-Go Pin Count 02 = 28-pin 04 = 44-pin Temperature Range I = -40C to +85C (Industrial) E = -40C to +125C (Extended) Package ML = 28-lead (6x6 mm) or 44-lead (8x8 mm) QFN (Quad Flat) PT = 44-lead (10x10x1 mm) TQFP (Thin Quad Flatpack) SO = 28-lead 7.50 mm wide) SOIC (Small Outline) SP = 28-lead (300 mil) SPDIP (Skinny Plastic Dual In-Line) SS = 28-lead (530 mm) SSOP (Plastic Shrink Small) Pattern Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample  2010 Microchip Technology Inc. DS39940D-page 351

WORLDWIDE SALES AND SERVICE AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office Asia Pacific Office India - Bangalore Austria - Wels 2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-3090-4444 Tel: 43-7242-2244-39 Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-3090-4123 Fax: 43-7242-2244-393 Tel: 480-792-7200 Harbour City, Kowloon India - New Delhi Denmark - Copenhagen Fax: 480-792-7277 Hong Kong Tel: 91-11-4160-8631 Tel: 45-4450-2828 Technical Support: Tel: 852-2401-1200 Fax: 91-11-4160-8632 Fax: 45-4485-2829 http://support.microchip.com Web Address: Fax: 852-2401-3431 India - Pune France - Paris www.microchip.com Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20 Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79 ADtullaunthta, GA Fax: 61-2-9868-6755 Japan - Yokohama Germany - Munich Tel: 678-957-9614 China - Beijing Tel: 81-45-471- 6166 Tel: 49-89-627-144-0 Tel: 86-10-8528-2100 Fax: 49-89-627-144-44 Fax: 678-957-1455 Fax: 81-45-471-6122 Fax: 86-10-8528-2104 Italy - Milan Boston Korea - Daegu Westborough, MA China - Chengdu Tel: 82-53-744-4301 Tel: 39-0331-742611 Tel: 774-760-0087 Tel: 86-28-8665-5511 Fax: 82-53-744-4302 Fax: 39-0331-466781 Fax: 774-760-0088 Fax: 86-28-8665-7889 Korea - Seoul Netherlands - Drunen Chicago China - Chongqing Tel: 82-2-554-7200 Tel: 31-416-690399 Itasca, IL Tel: 86-23-8980-9588 Fax: 82-2-558-5932 or Fax: 31-416-690340 Tel: 630-285-0071 Fax: 86-23-8980-9500 82-2-558-5934 Spain - Madrid Fax: 630-285-0075 China - Hong Kong SAR Malaysia - Kuala Lumpur Tel: 34-91-708-08-90 Cleveland Tel: 852-2401-1200 Tel: 60-3-6201-9857 Fax: 34-91-708-08-91 Independence, OH Fax: 852-2401-3431 Fax: 60-3-6201-9859 UK - Wokingham Tel: 216-447-0464 China - Nanjing Malaysia - Penang Tel: 44-118-921-5869 Fax: 216-447-0643 Tel: 86-25-8473-2460 Tel: 60-4-227-8870 Fax: 44-118-921-5820 Dallas Fax: 86-25-8473-2470 Fax: 60-4-227-4068 Addison, TX China - Qingdao Philippines - Manila Tel: 972-818-7423 Tel: 86-532-8502-7355 Tel: 63-2-634-9065 Fax: 972-818-2924 Fax: 86-532-8502-7205 Fax: 63-2-634-9069 Detroit China - Shanghai Singapore Farmington Hills, MI Tel: 86-21-5407-5533 Tel: 65-6334-8870 Tel: 248-538-2250 Fax: 86-21-5407-5066 Fax: 65-6334-8850 Fax: 248-538-2260 China - Shenyang Taiwan - Hsin Chu Kokomo Tel: 86-24-2334-2829 Tel: 886-3-6578-300 Kokomo, IN Fax: 86-24-2334-2393 Fax: 886-3-6578-370 Tel: 765-864-8360 Fax: 765-864-8387 China - Shenzhen Taiwan - Kaohsiung Tel: 86-755-8203-2660 Tel: 886-7-213-7830 Los Angeles Fax: 86-755-8203-1760 Fax: 886-7-330-9305 Mission Viejo, CA Tel: 949-462-9523 China - Wuhan Taiwan - Taipei Tel: 86-27-5980-5300 Tel: 886-2-2500-6610 Fax: 949-462-9608 Fax: 86-27-5980-5118 Fax: 886-2-2508-0102 Santa Clara China - Xian Thailand - Bangkok Santa Clara, CA Tel: 408-961-6444 Tel: 86-29-8833-7252 Tel: 66-2-694-1351 Fax: 408-961-6445 Fax: 86-29-8833-7256 Fax: 66-2-694-1350 China - Xiamen Toronto Mississauga, Ontario, Tel: 86-592-2388138 Canada Fax: 86-592-2388130 Tel: 905-673-0699 China - Zhuhai Fax: 905-673-6509 Tel: 86-756-3210040 Fax: 86-756-3210049 07/15/10 DS39940D-page 352  2010 Microchip Technology Inc.