ICGOO在线商城 > 集成电路(IC) > 逻辑 -计数器,除法器 > MC14024BDR2G
数量阶梯 | 香港交货 | 国内含税 |
+xxxx | $xxxx | ¥xxxx |
查看当月历史价格
查看今年历史价格
MC14024BDR2G产品简介:
ICGOO电子元器件商城为您提供MC14024BDR2G由ON Semiconductor设计生产,在icgoo商城现货销售,并且可以通过原厂、代理商等渠道进行代购。 MC14024BDR2G价格参考¥1.55-¥2.05。ON SemiconductorMC14024BDR2G封装/规格:逻辑 -计数器,除法器, Counter IC Binary Counter 1 Element 7 Bit Positive, Negative 14-SOIC。您可以下载MC14024BDR2G参考资料、Datasheet数据手册功能说明书,资料中有MC14024BDR2G 详细功能的应用电路图电压和使用方法及教程。
参数 | 数值 |
产品目录 | 集成电路 (IC)半导体 |
描述 | IC COUNTER RIPPLE 7STAGE 14SOIC计数器移位寄存器 3-18V 7-Segment Ripple |
产品分类 | |
品牌 | ON Semiconductor |
产品手册 | |
产品图片 | |
rohs | 符合RoHS无铅 / 符合限制有害物质指令(RoHS)规范要求 |
产品系列 | 逻辑集成电路,计数器移位寄存器,ON Semiconductor MC14024BDR2G4000B |
数据手册 | |
产品型号 | MC14024BDR2G |
产品种类 | 计数器移位寄存器 |
传播延迟时间 | 2000 ns, 750 ns, 565 ns |
供应商器件封装 | 14-SOICN |
元件数 | 1 |
其它名称 | MC14024BDR2GOSCT |
功能 | Counter/Divider |
包装 | 剪切带 (CT) |
商标 | ON Semiconductor |
复位 | 异步 |
安装类型 | 表面贴装 |
安装风格 | SMD/SMT |
定时 | - |
封装 | Reel |
封装/外壳 | 14-SOIC(0.154",3.90mm 宽) |
封装/箱体 | SOIC-14 |
工作温度 | -55°C ~ 125°C |
工作电源电压 | 3 V to 18 V |
工厂包装数量 | 2500 |
方向 | 上 |
最大工作温度 | + 125 C |
最小工作温度 | - 55 C |
标准包装 | 1 |
每元件位数 | 7 |
电压-电源 | 3 V ~ 18 V |
电源电压-最大 | 18 V |
电路数量 | 1 |
系列 | MC14024B |
触发器类型 | 正,负 |
计数器类型 | Ripple |
计数速率 | 12MHz |
计数顺序 | Up |
输入线路数量 | 1 |
输出线路数量 | 7 |
逻辑类型 | CMOS |
逻辑系列 | 14024 |
MC14024B 7-Stage Ripple Counter The MC14024B is a 7−stage ripple counter with short propagation delays and high maximum clock rates. The Reset input has standard noise immunity, however the Clock input has increased noise immunity due to Hysteresis. The output of each counter stage is buffered. http://onsemi.com Features • Diode Protection on All Inputs • Output Transitions Occur on the Falling Edge of the Clock Pulse • SOIC−14 Supply Voltage Range = 3.0 Vdc to 18 Vdc D SUFFIX • Capable of Driving Two Low−power TTL Loads or One Low−power CASE 751A Schottky TTL Load Over the Rated Temperature Range • Pin−for−Pin Replacement for CD4024B PIN ASSIGNMENT • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 CLOCK 1 14 VDD Qualified and PPAP Capable RESET 2 13 NC • This Device is Pb−Free and is RoHS Compliant Q7 3 12 Q1 Q6 4 11 Q2 MAXIMUM RATINGS (Voltages Referenced to VSS) Q5 5 10 NC Symbol Parameter Value Unit Q4 6 9 Q3 VDD DC Supply Voltage Range −0.5 to +18.0 V VSS 7 8 NC Vin, Vout Input or Output Voltage Range −0.5 to VDD + 0.5 V (DC or Transient) VDD = PIN 14 VSS = PIN 7 Iin, Iout Input or Output Current ±10 mA NC = NO CONNECTION (DC or Transient) per Pin PD Power Dissipation, per Package 500 mW MARKING DIAGRAM (Note 1) TA Ambient Temperature Range −55 to +125 °C 14 Tstg Storage Temperature Range −65 to +150 °C 14024BG TL Lead Temperature 260 °C AWLYWW (8−Second Soldering) 1 Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be A = Assembly Location assumed, damage may occur and reliability may be affected. 1. Temperature Derating: “D/DW” Packages: –7.0 mW/(cid:2)C From 65(cid:2)C To 125(cid:2)C WL, L = Wafer Lot YY, Y = Year This device contains protection circuitry to guard against damage due to high WW, W = Work Week static voltages or electric fields. However, precautions must be taken to avoid G = Pb−Free Package applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS ≤ (Vin or Vout) ≤ VDD. ORDERING INFORMATION Unused inputs must always be tied to an appropriate logic voltage level See detailed ordering and shipping information in the package (e.g.,either VSS or VDD). Unused outputs must be left open. dimensions section on page 2 of this data sheet. © Semiconductor Components Industries, LLC, 2014 1 Publication Order Number: August, 2014 − Rev. 10 MC14024B/D
MC14024B TRUTH TABLE Clock Reset State 0 0 No Change 0 1 All Outputs Low 1 0 No Change 1 1 All Outputs Low 0 No Change 1 All Outputs Low 0 Advance One Count 1 All Outputs Low LOGIC DIAGRAM 1 CLOCK C Q C Q C Q C Q R Q R Q R Q R Q 2 RESET 12 11 4 3 Q1 Q2 Q6 Q7 Q3 = PIN 9 Q4 = PIN 6 Q5 = PIN 5 ORDERING INFORMATION Device Package Shipping† MC14024BDG SOIC−14 55 Units / Rail (Pb−Free) NLV14024BDG* SOIC−14 55 Units / Rail (Pb−Free) MC14024BDR2G SOIC−14 2500 / Tape & Reel (Pb−Free) NLV14024BDR2G* SOIC−14 2500 / Tape & Reel (Pb−Free) †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable. http://onsemi.com 2
MC14024B ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS) ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ −55(cid:2)C 25(cid:2)C 125(cid:2)C VDD Typ Characteristic Symbol Vdc Min Max Min (Note 2) Max Min Max Unit Output Voltage “0” Level VOL 5.0 − 0.05 − 0 0.05 − 0.05 Vdc Vin = VDD or 0 10 − 0.05 − 0 0.05 − 0.05 15 − 0.05 − 0 0.05 − 0.05 Vin = 0 or VDD “1” Level VOH 5.0 4.95 − 4.95 5.0 − 4.95 − Vdc 10 9.95 − 9.95 10 − 9.95 − 15 14.95 − 14.95 15 − 14.95 − Input Voltage “0” Level VIL Vdc (VO = 4.5 or 0.5 Vdc) 5.0 − 1.5 − 2.25 1.5 − 1.5 (VO = 9.0 or 1.0 Vdc) 10 − 3.0 − 4.50 3.0 − 3.0 (VO = 13.5 or 1.5 Vdc) 15 − 4.0 − 6.75 4.0 − 4.0 (VO = 0.5 or 4.5 Vdc) “1” Level VIH 5.0 3.5 − 3.5 2.75 − 3.5 − Vdc (VO = 1.0 or 9.0 Vdc) 10 7.0 − 7.0 5.50 − 7.0 − (VO = 1.5 or 13.5 Vdc) 15 11 − 11 8.25 − 11 − Output Drive Current IOH mAdc (VOH = 2.5 Vdc) Source 5.0 –3.0 − –2.4 –4.2 − –1.7 − (VOH = 4.6 Vdc) 5.0 –0.64 − –0.51 –0.88 − −0.36 − (VOH = 9.5 Vdc) 10 –1.6 − −1.3 –2.25 − –0.9 − (VOH = 13.5 Vdc) 15 –4.2 − −3.4 −8.8 − −2.4 − (VOL = 0.4 Vdc) Sink IOL 5.0 0.64 − 0.51 0.88 − 0.36 − mAdc (VOL = 0.5 Vdc) 10 1.6 − 1.3 2.25 − 0.9 − (VOL = 1.5 Vdc) 15 4.2 − 3.4 8.8 − 2.4 − Input Current Iin 15 − ±0.1 − ±0.00001 ±0.1 − ±1.0 (cid:2)Adc Input Capacitance Cin − − − − 5.0 7.5 − − pF (Vin = 0) Quiescent Current IDD 5.0 − 5.0 − 0.005 5.0 − 150 (cid:2)Adc (Per Package) 10 − 10 − 0.010 10 − 300 15 − 20 − 0.015 20 − 600 Total Supply Current (Notes 3 & 4) IT 5.0 IT = (0.31 (cid:2)A/kHz) f + IDD (cid:2)Adc (Dynamic plus Quiescent, 10 IT = (0.60 (cid:2)A/kHz) f + IDD Per Package) 15 IT = (1.89 (cid:2)A/kHz) f + IDD (CL = 50 pF on all outputs, all buffers switching) Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance. 3. The formulas given are for the typical characteristics only at 25(cid:2)C. 4. To calculate total supply current at loads other than 50 pF: IT(CL) = IT(50 pF) + (CL − 50) Vfk where: IT is in (cid:2)A (per package), CL in pF, V = (VDD − VSS) in volts, f in kHz is input frequency, and k = 0.001. http://onsemi.com 3
MC14024B SWITCHING CHARACTERISTICS (Note 5) (CL = 50 pF, TA = 25(cid:2)C) Typ Characteristic Symbol VDD Min (Note 6) Max Unit Output Rise and Fall Time tTLH, ns tTLH, tTHL = (1.5 ns/pF) CL + 25 ns tTHL 5.0 − 100 200 tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns 10 − 50 100 − tTLH, tTHL = (0.55 ns/pF) CL + 9.5 ns 15 40 80 Propagation Delay Time tPLH, ns Clock to Q1 tPHL tPLH, tPHL = (1.7 ns/pF) CL + 295 ns 5.0 − 380 600 tPLH, tPHL = (0.66 ns/pF) CL + 117 ns 10 − 150 230 tPLH, tPHL = (0.5 ns/pF) CL + 85 ns 15 − 110 175 Clock to Q7 tPLH, tPHL = (1.7 ns/pF) CL + 915 ns 5.0 − 1000 2000 tPLH, tPHL = (0.66 ns/pF) CL + 367 ns 10 − 400 750 tPLH, tPHL = (0.5 ns/pF) CL + 275 ns 15 − 300 565 Reset to Qn tPLH, tPHL = (1.7 ns/pF) CL + 415 ns 5.0 − 500 800 tPLH, tPHL = (0.66 ns/pF) CL + 217 ns 10 − 250 400 tPLH, tPHL = (0.5 ns/pF) CL + 155 ns 15 − 180 300 Clock Pulse Width tWH 5.0 500 200 − ns 10 165 60 − 15 125 40 − Reset Pulse Width tWH 5.0 600 375 − ns 10 350 200 − 15 260 150 − Reset Removal Time trem 5.0 625 250 − ns 10 190 75 − 15 145 50 − Clock Input Rise and Fall Time tTLH, tTHL 5.0 − − 1.0 s 10 − − 8.0 ms 15 − − 200 (cid:2)s Input Pulse Frequency fcl 5.0 − 2.5 1.0 MHz 10 − 8.0 3.0 15 − 12 4.0 5. The formulas given are for the typical characteristics only at 25(cid:2)C. 6. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance. http://onsemi.com 4
MC14024B VDD VOL = Vout VDD C Qn R IOH EXTERNAL COUNT Qn TO A VSS POWER LOGIC “1" LEVEL. SUPPLY Figure 1. Typical Output Source Characteristics Test Circuit VDD VOH = Vout C Qn R IOL EXTERNAL VSS POWER SUPPLY Figure 2. Typical Output Sink Characteristics Test Circuit VDD 0.01 (cid:2)F 500 (cid:2)F ID CERAMIC PULSE f C Q1 GENERATOR CL Q2 Q3 CL Q4 CL Q5 CL Q6 CL R Q7 CL CL VSS Figure 3. Power Dissipation Test Circuit http://onsemi.com 5
MC14024B D S D S H L H L H L H L H L H L H L D S D S O O O O O O O O O O O O O O V V V V V V V V V V V V V V V V V V % 50 tR1 tR2 tR3 tR4 tR5 tR6 tR7 255 HL % T % 10 t 0 9 28 HL HL HL HL HL HL 1 tT tT tT tT tT L7 tT H % P 0 t 5 6 64 tPHL5 % tPHL tPLH7 tTLH 0 5 2 6 3 PHL4 % tPLH tTLH t 0 5 16 H5 PHL3 % tPL tTLH t 0 5 8 2 H4 H HL PL TL ns tP 0% t t 20 5 = 4 tPHL1 50% 90% 10% tPLH3 tTLH ut t and t TLH THL p n 2 0% % tPLH2 tTLH I % 9 10 0 5 H tW 1 em H1 LH tr PL tT L t W t 1) 2) 2) 1) 9) 6) 5) 4) 3) OCK ( SET ( Q1 (1 Q2 (1 Q3 (cid:2)( Q4 (cid:2)( Q5 (cid:2)( Q6 (cid:2)( Q7 (cid:2)( CL RE Figure 4. Functional Waveforms http://onsemi.com 6
MC14024B PACKAGE DIMENSIONS SOIC−14 NB CASE 751A−03 D A ISSUE K NOTES: B 1.DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2.CONTROLLING DIMENSION: MILLIMETERS. 14 8 3.DIMENSION b DOES NOT INCLUDE DAMBAR A3 PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION. H E 4.DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS. L 5.MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 1 7 DETAIL A MILLIMETERS INCHES 0.25 M B M 13Xb DIM MIN MAX MIN MAX A 1.35 1.75 0.054 0.068 0.25 M C A S B S A1 0.10 0.25 0.004 0.010 A3 0.19 0.25 0.008 0.010 DETAIL A b 0.35 0.49 0.014 0.019 h A D 8.55 8.75 0.337 0.344 X 45(cid:2) E 3.80 4.00 0.150 0.157 e 1.27 BSC 0.050 BSC H 5.80 6.20 0.228 0.244 h 0.25 0.50 0.010 0.019 e A1 C SEATING M ML 0.04 0(cid:2) 1.72 5(cid:2) 0.001 6(cid:2) 0.074 9(cid:2) PLANE SOLDERING FOOTPRINT* 6.50 14X 1.18 1 1.27 PITCH 14X 0.58 DIMENSIONS: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: www.onsemi.com Literature Distribution Center for ON Semiconductor USA/Canada P.O. Box 5163, Denver, Colorado 80217 USA Europe, Middle East and Africa Technical Support: Order Literature: http://www.onsemi.com/orderlit Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Phone: 421 33 790 2910 Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Japan Customer Focus Center For additional information, please contact your local Email: orderlit@onsemi.com Phone: 81−3−5817−1050 Sales Representative http://onsemi.com MC14024B/D 7
Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: O N Semiconductor: MC14024BDG MC14024BDR2G NLV14024BDR2G NLV14024BDG