1HC24Y57T4FCT16445T/2 Data sheet acquired from Cypress Semiconductor Corporation. CY74FCT16245T Data sheet modified to remove devices not offered. CY74FCT162245T CY74FCT162H245T 16-Bit Transceivers SCCS026B - July 1994 - Revised September 2001 Features Functional Description • I supports partial-power-down mode operation These16-bittransceiversaredesignedforuseinbidirectional off • Edge-rate control circuitry for significantly improved synchronouscommunicationbetweentwobuses,wherehigh noise characteristics speedandlowpowerarerequired.Withtheexceptionofthe • Typical output skew < 250 ps CY74FCT16245T, these devices can be operated either as twoindependentoctalsorasingle16-bittransceiver.Direction • ESD > 2000V of data flow is controlled by (DIR), the Output Enable (OE) • TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) transfersdatawhenLOWandisolatesthebuseswhenHIGH. packages This device is fully specified for partial-power-down • Industrial temperature range of –40˚C to +85˚C applications using I . The I circuitry disables the outputs, • V = 5V± 10% off off CC preventing damaging current backflow through the device CY74FCT16245T Features: when it is powered down. • 64 mA sink current, 32 mA source current The CY74FCT16245T is ideally suited for driving high-capacitance loads and low-impedance backplanes. • Typical V (ground bounce)<1.0V at V = 5V, OLP CC TA = 25˚C The CY74FCT162245T has 24-mA balanced output drivers withcurrentlimitingresistorsintheoutputs.Thisreducesthe CY74FCT162245T Features: needforexternalterminatingresistorsandprovidesformini- • Balanced output drivers: 24 mA mal undershoot and reduced ground bounce. The • Reduced system switching noise CY74FCT162245T is ideal for driving transmission lines. • Typical VOLP (ground bounce) <0.6V at VCC = 5V, TheCY74FCT162H245Tisa24-mAbalancedoutputpartthat TA= 25˚C hasbusholdonthedatainputs.Thedeviceretainstheinput’s last state whenever the input goes to high impedance. This CY74FCT162H245T Features: eliminates the need for pull-up/down resistors and prevents • Bus hold on data inputs floating inputs. • Eliminates the need for external pull-up or pull-down resistors LogicBlockDiagrams CY74FCT16245T,CY74FCT162245T, PinConfiguration CY74FCT162H245T SSOP/TSSOP Top View 1DIR 2DIR 1OE 2OE 1DIR 1 48 1OE 1B1 2 47 1A1 1A1 2A1 1B2 3 46 1A2 1B1 2B1 GND 4 45 GND 1A2 2A2 1B3 5 44 1A3 1B4 6 43 1A4 1B2 2B2 VCC 716245T 42 VCC 1A3 2A3 1B5 81166222H4254T5T41 1A5 1B6 9 40 1A6 1B3 2B3 GND 10 39 GND 1A4 2A4 1B7 11 38 1A7 1B8 12 37 1A8 1B4 2B4 2B1 13 36 2A1 1A5 2A5 2B2 14 35 2A2 GND 15 34 GND 1B5 2B5 2B3 16 33 2A3 1A6 2A6 2B4 17 32 2A4 1B6 2B6 V2CBC5 1189 3310 2VAC5C 1A7 2A7 2B6 20 29 2A6 GND 21 28 GND 1B7 2B7 2B7 22 27 2A7 1A8 2A8 2B8 23 26 2A8 2DIR 24 25 2OE 1B8 2B8 FCT16245–3 FCT16245–1 FCT16245–2 Copyright © 2001, Texas Instruments Incorporated

CY74FCT16245T CY74FCT162245T CY74FCT162H245T Pin Description Maximum Ratings[3, 4] Name Description (Above which the useful life may be impaired. For user guidelines, not tested.) OE Three-State Output Enable Inputs (Active LOW) Storage Temperature ........................Com’l -55°C to +125°C DIR Direction Control Ambient Temperature with A Inputs or Three-State Outputs[1] Power Applied....................................Com’l -55°C to +125°C B Inputs or Three-State Outputs[1] DC Input Voltage...........................................–0.5V to +7.0V DC Output Voltage.........................................–0.5V to +7.0V Function Table[2] DC Output Current (Maximum Sink Current/Pin)........................–60 to +120 mA Inputs Power Dissipation..........................................................1.0W OE DIR Outputs Static Discharge Voltage............................................>2001V L L Bus B Data to Bus A (per MIL-STD-883, Method 3015) L H Bus A Data to Bus B Operating Range H X High Z State Ambient Range Temperature V CC Industrial –40°C to +85°C 5V± 10% Notes: 1. On CY74FCT162H245T these pins have bus hold. 2. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don’t Care. Z = High Impedance. 3. Operationbeyondthelimitssetforthmayimpairtheusefullifeofthedevice.Unlessotherwisenoted,theselimitsareovertheoperatingfree-airtemperaturerange. 4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either VCC or ground. Electrical Characteristics Over the Operating Range Parameter Description Test Conditions Min. Typ.[5] Max. Unit V Input HIGH Voltage 2.0 V IH V Input LOW Voltage 0.8 V IL V Input Hysteresis[6] 100 mV H V Input Clamp Diode Voltage V =Min., I =–18 mA –0.7 –1.2 V IK CC IN I Input HIGH Current Standard V =Max., V=V ±1 µA IH CC I CC Bus Hold ±100 I Input LOW Current Standard V =Max., V=GND ±1 µA IL CC I Bus Hold ±100 µA I Bus Hold Sustain Current on Bus Hold Input[7] V =Min. V=2.0V –50 µA BBH CC I I BBL V=0.8V +50 I I Bus Hold Overdrive Current on Bus Hold Input[7] V =Max., V=1.5V TBD mA BHHO CC I I BHLO I High Impedance Output Current V =Max., V =2.7V ±1 µA OZH CC OUT (Three-State Output pins) I High Impedance Output Current V =Max., V =0.5V ±1 µA OZL CC OUT (Three-State Output pins) I Short Circuit Current[8] V =Max., V =GND –80 –140 –200 mA OS CC OUT I Output Drive Current[8] V =Max., V =2.5V –50 –180 mA O CC OUT I Power-Off Disable V =0V, V ≤4.5V[9] ±1 µA OFF CC OUT 2

CY74FCT16245T CY74FCT162245T CY74FCT162H245T Output Drive Characteristics for CY74FCT16245T Parameter Description Test Conditions Min. Typ.[5] Max. Unit V Output HIGH Voltage V =Min., I =–3 mA 2.5 3.5 V OH CC OH V =Min., I =–15 mA 2.4 3.5 V CC OH V =Min., I =–32 mA 2.0 3.0 V CC OH V Output LOW Voltage V =Min., I =64 mA 0.2 0.55 V OL CC OL Output Drive Characteristics for CY74FCT162245T, CY74FCT162H245T Parameter Description Test Conditions Min. Typ.[5] Max. Unit I Output LOW Current[8] V =5V, V =V or V , V =1.5V 60 115 150 mA ODL CC IN IH IL OUT I Output HIGH Current[8] V =5V, V =V or V , V =1.5V –60 –115 –150 mA ODH CC IN IH IL OUT V Output HIGH Voltage V =Min., I =–24 mA 2.4 3.3 V OH CC OH V Output LOW Voltage V =Min., I =24 mA 0.3 0.55 V OL CC OL Notes: 5. Typical values are at VCC=5.0V, TA=+25˚C ambient. 6. This parameter is specified but not tested. 7. Pins with bus hold are described in Pin Description. 8. Notmorethanoneoutputshouldbeshortedatatime.Durationofshortshouldnotexceedonesecond.Theuseofhigh-speedtestapparatusand/orsample andholdtechniquesarepreferableinordertominimizeinternalchipheatingandmoreaccuratelyreflectoperationalvalues.Otherwiseprolongedshortingof a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last. 9. Tested at +25˚C. Capacitance[6](T = +25˚C, f = 1.0 MHz) A Parameter Description Test Conditions Typ.[5] Max. Unit C Input Capacitance V = 0V 4.5 6.0 pF IN IN C Output Capacitance V = 0V 5.5 8.0 pF OUT OUT 3

CY74FCT16245T CY74FCT162245T CY74FCT162H245T Power Supply Characteristics Parameter Description Test Conditions Typ.[5] Max. Unit I Quiescent Power Supply Current V =Max. V <0.2V, 5 500 µA CC CC IN V >V -0.2V IN CC ∆I QuiescentPowerSupplyCurrent V =Max. V =3.4V[10] 0.5 1.5 mA CC CC IN (TTL inputs HIGH) I Dynamic Power Supply V =Max.,OneInputToggling, V =V or 60 100 µA/MHz CCD CC IN CC Current[11] 50%DutyCycle,OutputsOpen, V =GND IN OE=DIR=GND I Total Power Supply Current[12] V =Max., f =10 MHz, V =V or 0.6 1.5 mA C CC 1 IN CC 50%DutyCycle,OutputsOpen, V =GND IN One Bit Toggling, V =3.4V or 0.9 2.3 mA OE=DIR=GND IN V =GND IN V =Max., f =2.5 MHz, 50% V =V or 2.4 4.5[13] mA CC 1 IN CC Duty Cycle, Outputs Open, V =GND IN Sixteen Bits Toggling, V =3.4V or 6.4 16.5[13] mA OE=DIR=GND IN V =GND IN Notes: 10. Per TTL driven input (VIN=3.4V); all other inputs at VCC or GND. 11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations. 12. IC = IQUIESCENT + IINPUTS+ IDYNAMIC IC = ICC+∆ICCDHNT+ICCD(f0/2 + f1N1) ICC = Quiescent Current with CMOS input levels ∆ICC = Power Supply Current for a TTL HIGH input (VIN=3.4V) DH = Duty Cycle for TTL inputs HIGH NT = Number of TTL inputs at DH ICCD = Dynamic Current caused by an input transition pair (HLH or LHL) f0 = Clock frequency for registered devices, otherwise zero f1 = Input signal frequency N1 = Number of inputs changing at f1 All currents are in milliamps and all frequencies are in megahertz. 13. Values for these conditions are examples of the ICC formula. These limits are specified but not tested. 4

CY74FCT16245T CY74FCT162245T CY74FCT162H245T ] Switching Characteristics Over the Operating Range[14] 74FCT16245T 74FCT16245AT 74FCT162245T 74FCT162245AT 74FCT162H245AT Fig. Parameter Description Min. Max. Min. Max. Unit No.[15] t Propagation Delay Data to Output 1.5 7.0 1.5 4.5 ns 1, 3 PLH t A to B, B to A PHL t Output Enable Time 1.5 9.5 1.5 6.2 ns 1, 7, 8 PZH t OE to A or B PZL t Output Disable Time 1.5 7.5 1.5 5.0 ns 1, 7, 8 PHZ t OE to A or B PLZ t Output Enable Time 1.5 9.5 1.5 6.2 ns 1, 7, 8 PZH t DIR to A or B PZL t Output Disable Time 1.5 7.5 1.5 5.0 ns 1, 7, 8 PHZ t DIR to A or B PLZ t Output Skew[16] 0.5 0.5 ns — SK(O) 74FCT16245CT 74FCT162245CT 74FCT162H245CT Fig. Parameter Description Min. Max. Unit No.[15] t Propagation Delay Data to Output 1.5 4.1 ns 1, 3 PLH t A to B, B to A PHL t Output Enable Time 1.5 5.8 ns 1, 7, 8 PZH t OE to A or B PZL t Output Disable Time 1.5 4.8 ns 1, 7, 8 PHZ t OE to A or B PLZ t Output Enable Time 1.5 5.8 ns 1, 7, 8 PZH t DIR to A or B PZL t Output Disable Time 1.5 4.8 ns 1, 7, 8 PHZ t DIR to A or B PLZ t Output Skew[16] 0.5 ns — SK(O) Note: 14. Minimum limits are specified but not tested on Propagation Delays. 15. See “Parameter Measurement Information” in the General Information section. 16. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design. Ordering Information CY74FCT16245 Speed Package Operating (ns) Ordering Code Name Package Type Range 4.1 CY74FCT16245CTPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT16245CTPVC/PVCT O48 48-Lead (300-Mil) SSOP 4.5 CY74FCT16245ATPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT16245ATPVC/PVCT O48 48-Lead (300-Mil) SSOP 7.0 CY74FCT16245TPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT16245TPVC/PVCT O48 48-Lead (300-Mil) SSOP 5

CY74FCT16245T CY74FCT162245T CY74FCT162H245T Ordering Information CY74FCT162245 Speed Package Operating (ns) Ordering Code Name Package Type Range 4.1 CY74FCT162245CTPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT162245CTPVC O48 48-Lead (300-Mil) SSOP 74FCT162245CTPVCT O48 48-Lead (300-Mil) SSOP 4.5 74FCT162245ATPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT162245ATPVC O48 48-Lead (300-Mil) SSOP 74FCT162245ATPVCT O48 48-Lead (300-Mil) SSOP 7.0 CY74FCT162245TPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT162245TPVC/PVCT O48 48-Lead (300-Mil) SSOP Ordering Information CY74FCT162H245 Speed Package Operating (ns) Ordering Code Name Package Type Range 4.1 74FCT162H245CTPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT162H245CTPVC O48 48-Lead (300-Mil) SSOP 74FCT162H245CTPVCT O48 48-Lead (300-Mil) SSOP 4.5 74FCT162H245ATPACT Z48 48-Lead (240-Mil) TSSOP Industrial CY74FCT162H245ATPVC O48 48-Lead (300-Mil) SSOP 74FCT162H245ATPVCT O48 48-Lead (300-Mil) SSOP 6

CY74FCT16245T/2245T CY74FCT16445T/2H245T Package Diagrams 48-Lead ShrunkSmall Outline PackageO48 7

CY74FCT16245T CY74FCT162245T CY74FCT162H245T Package Diagrams 48-Lead Thin Shrunk Small Outline Package Z48 8

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) 74FCT162245ATPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245A & no Sb/Br) 74FCT162245ATPVCT ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245A & no Sb/Br) 74FCT162245CTPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245C & no Sb/Br) 74FCT162245CTPVCG4 ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245C & no Sb/Br) 74FCT16245CTPVCTG4 ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245C & no Sb/Br) 74FCT16245TPACTE4 ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245 & no Sb/Br) 74FCT16245TPVCG4 ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245 & no Sb/Br) 74FCT162H245ATPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162H245A & no Sb/Br) 74FCT162H245ATPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162H245A & no Sb/Br) 74FCT162H245CTPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162H245C & no Sb/Br) 74FCT162H245CTPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162H245C & no Sb/Br) CY74FCT162245ATPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245A & no Sb/Br) CY74FCT162245CTPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245C & no Sb/Br) CY74FCT162245TPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245 & no Sb/Br) CY74FCT162245TPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245 & no Sb/Br) CY74FCT162245TPVCT ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT162245 & no Sb/Br) CY74FCT16245ATPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245A & no Sb/Br) Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) CY74FCT16245ATPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245A & no Sb/Br) CY74FCT16245ATPVCT ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245A & no Sb/Br) CY74FCT16245CTPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245C & no Sb/Br) CY74FCT16245CTPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245C & no Sb/Br) CY74FCT16245CTPVCT ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245C & no Sb/Br) CY74FCT16245TPACT ACTIVE TSSOP DGG 48 2000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245 & no Sb/Br) CY74FCT16245TPVC ACTIVE SSOP DL 48 25 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245 & no Sb/Br) CY74FCT16245TPVCT ACTIVE SSOP DL 48 1000 Green (RoHS NIPDAU Level-1-260C-UNLIM -40 to 85 FCT16245 & no Sb/Br) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 2

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 15-Jul-2018 TAPE AND REEL INFORMATION *Alldimensionsarenominal Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1 Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant (mm) W1(mm) 74FCT162245ATPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 74FCT162245ATPVCT SSOP DL 48 1000 330.0 32.4 11.35 16.2 3.1 16.0 32.0 Q1 74FCT162245CTPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 74FCT162H245ATPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 74FCT162H245CTPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 CY74FCT162245TPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 CY74FCT162245TPVCT SSOP DL 48 1000 330.0 32.4 11.35 16.2 3.1 16.0 32.0 Q1 CY74FCT16245ATPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 CY74FCT16245ATPVCT SSOP DL 48 1000 330.0 32.4 11.35 16.2 3.1 16.0 32.0 Q1 CY74FCT16245CTPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 CY74FCT16245CTPVCT SSOP DL 48 1000 330.0 32.4 11.35 16.2 3.1 16.0 32.0 Q1 CY74FCT16245TPACT TSSOP DGG 48 2000 330.0 24.4 8.6 13.0 1.8 12.0 24.0 Q1 CY74FCT16245TPVCT SSOP DL 48 1000 330.0 32.4 11.35 16.2 3.1 16.0 32.0 Q1 PackMaterials-Page1

PACKAGE MATERIALS INFORMATION www.ti.com 15-Jul-2018 *Alldimensionsarenominal Device PackageType PackageDrawing Pins SPQ Length(mm) Width(mm) Height(mm) 74FCT162245ATPACT TSSOP DGG 48 2000 367.0 367.0 45.0 74FCT162245ATPVCT SSOP DL 48 1000 367.0 367.0 55.0 74FCT162245CTPACT TSSOP DGG 48 2000 367.0 367.0 45.0 74FCT162H245ATPACT TSSOP DGG 48 2000 367.0 367.0 45.0 74FCT162H245CTPACT TSSOP DGG 48 2000 367.0 367.0 45.0 CY74FCT162245TPACT TSSOP DGG 48 2000 367.0 367.0 45.0 CY74FCT162245TPVCT SSOP DL 48 1000 367.0 367.0 55.0 CY74FCT16245ATPACT TSSOP DGG 48 2000 367.0 367.0 45.0 CY74FCT16245ATPVCT SSOP DL 48 1000 367.0 367.0 55.0 CY74FCT16245CTPACT TSSOP DGG 48 2000 367.0 367.0 45.0 CY74FCT16245CTPVCT SSOP DL 48 1000 367.0 367.0 55.0 CY74FCT16245TPACT TSSOP DGG 48 2000 367.0 367.0 45.0 CY74FCT16245TPVCT SSOP DL 48 1000 367.0 367.0 55.0 PackMaterials-Page2

None

MECHANICAL DATA MTSS003D – JANUARY 1995 – REVISED JANUARY 1998 DGG (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 48 PINS SHOWN 0,27 0,50 0,08 M 0,17 48 25 6,20 8,30 6,00 7,90 0,15 NOM Gage Plane 0,25 1 24 0°–8° A 0,75 0,50 Seating Plane 0,15 1,20 MAX 0,10 0,05 PINS ** 48 56 64 DIM A MAX 12,60 14,10 17,10 A MIN 12,40 13,90 16,90 4040078/F 12/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold protrusion not to exceed 0,15. D. Falls within JEDEC MO-153 • POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPORTANTNOTICEANDDISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated