CD54ACT05,, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS www.ti.com SCHS311C–JANUARY2001–REVISEDJANUARY2007 FEATURES CD54ACT05...F PACKAGE • InputsAreTTL-VoltageCompatible CD74ACT05...E OR M PACKAGE • SpeedofBipolarF,AS,andS,With (TOP VIEW) SignificantlyReducedPowerConsumption • Fanoutto15FDevices 1A 1 14 VCC 1Y 2 13 6A • SCR-Latchup-ResistantCMOSProcessand 2A 3 12 6Y CircuitDesign 2Y 4 11 5A • Exceeds2-kVESDProtectionPer 3A 5 10 5Y MIL-STD-883,Method3015 3Y 6 9 4A GND 7 8 4Y DESCRIPTION/ORDERING INFORMATION The 'ACT05 devices contain six independent inverters. These devices perform the Boolean function Y = A. The open-drain outputs require pullup resistors to perform correctly, and can be connected to other open-drain outputstoimplementactive-lowwired-ORoractive-highwired-ANDfunctions. ORDERINGINFORMATION T PACKAGE(1) ORDERABLEPARTNUMBER TOP-SIDEMARKING A PDIP–E Tubeof25 CD74ACT05E CD74ACT05E Tubeof50 CD74ACT05M –55(cid:176) Cto125(cid:176) C SOIC–M ACT05M Reelof2500 CD74ACT05M96 CDIP–F Reelof1000 CD54ACT05F3A CD54ACT05F3A (1) Packagedrawings,standardpackingquantities,thermaldata,symbolization,andPCBdesignguidelinesareavailableat www.ti.com/sc/package. FUNCTIONTABLE (EACHINVERTER) INPUT OUTPUT A Y H L L Z A Y Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsofTexas Instrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet. PRODUCTIONDATAinformationiscurrentasofpublicationdate. Copyright©2001–2007,TexasInstrumentsIncorporated Products conform to specifications per the terms of the Texas On products compliant to MIL-PRF-38535, all parameters are Instruments standard warranty. Production processing does not testedunlessotherwisenoted.Onallotherproducts,production necessarilyincludetestingofallparameters. processingdoesnotnecessarilyincludetestingofallparameters.

CD54ACT05,, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS www.ti.com SCHS311C–JANUARY2001–REVISEDJANUARY2007 Absolute Maximum Ratings(1) overoperatingfree-airtemperaturerange(unlessotherwisenoted) MIN MAX UNIT V Supplyvoltagerange –0.5 6 V CC I Inputclampcurrent(2) V <0orV >V – 20 mA IK I I CC I Outputclampcurrent(2) V <0 –50 mA OK O I Continuouscurrent ±50 mA O Epackage 80 q Packagethermalimpedance(3) °C/W JA Mpackage 86 T Storagetemperaturerange –65 150 °C stg (1) Stressesbeyondthoselistedunder"absolutemaximumratings"maycausepermanentdamagetothedevice.Thesearestressratings only,andfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunder"recommendedoperating conditions"isnotimplied.Exposuretoabsolute-maximum-ratedconditionsforextendedperiodsmayaffectdevicereliability. (2) Theinputandoutputnegativevoltageratingsmaybeexceedediftheinputandoutputcurrentratingsareobserved. (3) ThepackagethermalimpedanceiscalculatedinaccordancewithJESD51-7. Recommended Operating Conditions(1) TA=25(cid:176) C –408(cid:176)5C(cid:176) CTO –5152(cid:176)5C(cid:176) CTO UNIT MIN MAX MIN MAX MIN MAX V Supplyvoltage 4.5 5.5 4.5 5.5 4.5 5.5 V CC V High-levelinputvoltage 2 2 2 V IH V Low-levelinputvoltage 0.8 0.8 0.8 V IL V Inputvoltage 0 V 0 V 0 V V I CC CC CC V Outputvoltage 0 5.5 0 5.5 0 5.5 V O I Low-leveloutputcurrent 24 24 24 mA OL D t/D v Inputtransitionriseorfallrate 10 10 10 ns/V (1) AllunusedinputsofthedevicemustbeheldatV orGNDtoensureproperdeviceoperation.RefertotheTIapplicationreport, CC ImplicationsofSloworFloatingCMOSInputs,literaturenumberSCBA004. Electrical Characteristics overrecommendedoperatingfree-airtemperaturerange(unlessotherwisenoted) PARAMETER TESTCONDITIONS V TA=25(cid:176) C –408(cid:176)5C(cid:176) CTO –5152(cid:176)5C(cid:176) CTO UNIT CC MIN MAX MIN MAX MIN MAX I =50mA 4.5V 0.1 0.1 0.1 OL I =24mA 4.5V 0.36 0.44 0.5 OL V V =V orV V OL I IH IL I =50mA(1) 5.5V 1.65 OL I =75mA(1) 5.5V 1.65 OL I V =V orGND 5.5V – 0.1 – 1 – 1 m A I I CC I V =V orGND, I =0 5.5V 4 40 80 m A CC I CC O D I V =V –2.1V 4.5Vto5.5V 2.4 2.8 3 mA CC I CC C 10 10 10 pF i (1) Testoneoutputatatime,notexceeding1-secondduration.Measurementismadebyforcingindicatedcurrentandmeasuringvoltage tominimizepowerdissipation.Testverifiesaminimum50-W transmission-linedrivecapabilityat85(cid:176) Cand75-W transmission-linedrive capabilityat125(cid:176) C. 2 SubmitDocumentationFeedback

CD54ACT05,, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS www.ti.com SCHS311C–JANUARY2001–REVISEDJANUARY2007 ACTINPUTLOADTABLE(1) Input UnitLoad A 0.18 (1) UnitloadisD I limitspecifiedin CC electricalcharacteristicstable (e.g.,2.4mAat25(cid:176) C). Switching Characteristics overrecommendedoperatingfree-airtemperaturerange,V =5V– 0.5V,C =50pF(unlessotherwisenoted)(see CC L Figure1) –40(cid:176) CTO –55(cid:176) CTO PARAMETER FROM TO 85(cid:176) C 125(cid:176) C UNIT (INPUT) (OUTPUT) MIN MAX MIN MAX t 2.4 8.5 2.3 9.3 PZL AorB Y ns t 2.8 9.8 2.7 10.8 PLZ Operating Characteristics V =5V,T =25°C CC A PARAMETER TYP UNIT C Powerdissipationcapacitance 105 pF pd PARAMETER MEASUREMENT INFORMATION 2 × VCC R1 = 500 Ω† S1 From Output VCC Under Test Input 50% VCC 50% VCC 0 V CL = 50 pF R2 = 500 Ω† (see Note A) tPZL tPLZ ≈VCC Output 50% VCC 20% VCC †When VCC = 1.5 V, R1 = R2 = 1 kΩ VOL LOAD CIRCUIT VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 W , tr ≤ 3 ns, tf ≤ 3 ns. C. The outputs are measured one at a time, with one input transition per measurement. Figure1.LoadCircuitandVoltageWaveforms SubmitDocumentationFeedback 3

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) 5962-9068601QCA ACTIVE CDIP J 14 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9068601QC A CD54ACT05F3A CD54ACT05F3A ACTIVE CDIP J 14 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9068601QC A CD54ACT05F3A CD74ACT05E ACTIVE PDIP N 14 25 Green (RoHS NIPDAU N / A for Pkg Type -55 to 125 CD74ACT05E & no Sb/Br) CD74ACT05EE4 ACTIVE PDIP N 14 25 Green (RoHS NIPDAU N / A for Pkg Type -55 to 125 CD74ACT05E & no Sb/Br) CD74ACT05M ACTIVE SOIC D 14 50 Green (RoHS NIPDAU Level-1-260C-UNLIM -55 to 125 ACT05M & no Sb/Br) CD74ACT05M96 ACTIVE SOIC D 14 2500 Green (RoHS NIPDAU Level-1-260C-UNLIM -55 to 125 ACT05M & no Sb/Br) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Feb-2020 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF CD54ACT05, CD74ACT05 : •Catalog: CD74ACT05 •Military: CD54ACT05 NOTE: Qualified Version Definitions: •Catalog - TI's standard catalog product •Military - QML certified for Military and Defense Applications Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *Alldimensionsarenominal Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1 Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant (mm) W1(mm) CD74ACT05M96 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 PackMaterials-Page1

PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *Alldimensionsarenominal Device PackageType PackageDrawing Pins SPQ Length(mm) Width(mm) Height(mm) CD74ACT05M96 SOIC D 14 2500 367.0 367.0 38.0 PackMaterials-Page2

None

PACKAGE OUTLINE J0014A CDIP - 5.08 mm max height SCALE 0.900 CERAMIC DUAL IN LINE PACKAGE PIN 1 ID A 4X .005 MIN (OPTIONAL) [0.13] .015-.060 TYP [0.38-1.52] 1 14 12X .100 [2.54] 14X .014-.026 14X .045-.065 [0.36-0.66] [1.15-1.65] .010 [0.25] C A B .754-.785 [19.15-19.94] 7 8 B .245-.283 .2 MAX TYP .13 MIN TYP [6.22-7.19] [5.08] [3.3] SEATING PLANE C .308-.314 [7.83-7.97] AT GAGE PLANE .015 GAGE PLANE [0.38] 0 -15 14X .008-.014 TYP [0.2-0.36] 4214771/A 05/2017 NOTES: 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This package is hermitically sealed with a ceramic lid using glass frit. 4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only. 5. Falls within MIL-STD-1835 and GDIP1-T14. www.ti.com

EXAMPLE BOARD LAYOUT J0014A CDIP - 5.08 mm max height CERAMIC DUAL IN LINE PACKAGE (.300 ) TYP [7.62] SEE DETAIL B SEE DETAIL A 1 14 12X (.100 ) [2.54] SYMM 14X ( .039) [1] 7 8 SYMM LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE: 5X .002 MAX (.063) [0.05] [1.6] METAL ALL AROUND ( .063) SOLDER MASK [1.6] OPENING METAL .002 MAX SOLDER MASK (R.002 ) TYP [0.05] OPENING [0.05] ALL AROUND DETAIL A DETAIL B SCALE: 15X 13X, SCALE: 15X 4214771/A 05/2017 www.ti.com

None

None

None

IMPORTANTNOTICEANDDISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated