图片仅供参考

详细数据请看参考数据手册

Datasheet下载
  • 型号: BUK9629-100B,118
  • 制造商: NXP Semiconductors
  • 库位|库存: xxxx|xxxx
  • 要求:
数量阶梯 香港交货 国内含税
+xxxx $xxxx ¥xxxx

查看当月历史价格

查看今年历史价格

BUK9629-100B,118产品简介:

ICGOO电子元器件商城为您提供BUK9629-100B,118由NXP Semiconductors设计生产,在icgoo商城现货销售,并且可以通过原厂、代理商等渠道进行代购。 BUK9629-100B,118价格参考。NXP SemiconductorsBUK9629-100B,118封装/规格:晶体管 - FET,MOSFET - 单, 表面贴装 N 沟道 100V 46A(Tc) 157W(Tc) D2PAK。您可以下载BUK9629-100B,118参考资料、Datasheet数据手册功能说明书,资料中有BUK9629-100B,118 详细功能的应用电路图电压和使用方法及教程。

产品参数 图文手册 常见问题
参数 数值
产品目录

分立半导体产品

ChannelMode

Enhancement

描述

MOSFET N-CH 100V 46A D2PAKMOSFET HIGH PERF TRENCHMOS

产品分类

FET - 单分离式半导体

FET功能

逻辑电平门

FET类型

MOSFET N 通道,金属氧化物

Id-ContinuousDrainCurrent

46 A

Id-连续漏极电流

46 A

品牌

NXP Semiconductors

产品手册

点击此处下载产品Datasheet

产品图片

rohs

符合RoHS无铅 / 符合限制有害物质指令(RoHS)规范要求

产品系列

晶体管,MOSFET,NXP Semiconductors BUK9629-100B,118TrenchMOS™

数据手册

点击此处下载产品Datasheet

产品型号

BUK9629-100B,118

Pd-PowerDissipation

157 W

Pd-功率耗散

157 W

RdsOn-Drain-SourceResistance

27 mOhms

RdsOn-漏源导通电阻

27 mOhms

Vds-Drain-SourceBreakdownVoltage

100 V

Vds-漏源极击穿电压

100 V

Vgs-Gate-SourceBreakdownVoltage

+/- 15 V

Vgs-栅源极击穿电压

15 V

上升时间

86 ns

下降时间

46 ns

不同Id时的Vgs(th)(最大值)

2V @ 1mA

不同Vds时的输入电容(Ciss)

4360pF @ 25V

不同Vgs时的栅极电荷(Qg)

33nC @ 5V

不同 Id、Vgs时的 RdsOn(最大值)

27 毫欧 @ 25A,10V

产品种类

MOSFET

供应商器件封装

D2PAK

其它名称

568-5866-2
934057743118
BUK9629-100B /T3
BUK9629-100B /T3-ND
BUK9629-100B,118-ND
BUK9629100B118

典型关闭延迟时间

96 ns

功率-最大值

157W

包装

带卷 (TR)

商标

NXP Semiconductors

安装类型

表面贴装

安装风格

SMD/SMT

封装

Reel

封装/外壳

TO-263-3,D²Pak(2 引线+接片),TO-263AB

封装/箱体

SOT-404-3

工厂包装数量

800

晶体管极性

N-Channel

最大工作温度

+ 175 C

最小工作温度

- 55 C

标准包装

800

漏源极电压(Vdss)

100V

电流-连续漏极(Id)(25°C时)

46A (Tc)

通道模式

Enhancement

配置

Single

零件号别名

/T3 BUK9629-100B

推荐商品

型号:STP24N65M2

品牌:STMicroelectronics

产品名称:分立半导体产品

获取报价

型号:IRF9Z34NSTRLPBF

品牌:Infineon Technologies

产品名称:分立半导体产品

获取报价

型号:IRFL024NPBF

品牌:Infineon Technologies

产品名称:分立半导体产品

获取报价

型号:ATP106-TL-H

品牌:ON Semiconductor

产品名称:分立半导体产品

获取报价

型号:SUD45P04-16P-GE3

品牌:Vishay Siliconix

产品名称:分立半导体产品

获取报价

型号:FDP3652

品牌:ON Semiconductor

产品名称:分立半导体产品

获取报价

型号:PSMN034-100PS,127

品牌:Nexperia USA Inc.

产品名称:分立半导体产品

获取报价

型号:IRFRC20PBF

品牌:Vishay Siliconix

产品名称:分立半导体产品

获取报价

样品试用

万种样品免费试用

去申请
BUK9629-100B,118 相关产品

R6024ENJTL

品牌:Rohm Semiconductor

价格:¥18.27-¥34.51

STP13N80K5

品牌:STMicroelectronics

价格:

IRFBE30STRR

品牌:Vishay Siliconix

价格:

IXFX26N120P

品牌:IXYS

价格:

SUM90P10-19L-E3

品牌:Vishay Siliconix

价格:

STP16NF25

品牌:STMicroelectronics

价格:

IRL540PBF

品牌:Vishay Siliconix

价格:¥7.69-¥12.83

SI6423DQ-T1-GE3

品牌:Vishay Siliconix

价格:

PDF Datasheet 数据手册内容提取

BUK9629-100B N-channel TrenchMOS logic level FET Rev. 02 — 9 February 2011 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications. 1.2 Features and benefits  AEC Q101 compliant  Suitable for logic level gate drive sources  Low conduction losses due to low on-state resistance  Suitable for thermally demanding environments due to 175 °C rating 1.3 Applications  12 V, 24 V and 42 V loads  General purpose power switching  Automotive systems  Motors, lamps and solenoids 1.4 Quick reference data Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V drain-source T ≥25°C; T ≤175°C - - 100 V DS j j voltage I drain current V =5V; T =25°C; - - 46 A D GS mb see Figure 1; see Figure 3 P total power T =25°C; see Figure 2 - - 157 W tot mb dissipation Static characteristics R drain-source V =10V; I =25A; - 22 27 mΩ DSon GS D on-state T =25°C j resistance V =5V; I =25A; - 24 29 mΩ GS D T =25°C; see Figure 6; j see Figure 7

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET Table 1. Quick reference data …continued Symbol Parameter Conditions Min Typ Max Unit Avalanche ruggedness E non-repetitive I =46A; V ≤100V; - - 152 mJ DS(AL)S D sup drain-source R =50Ω; V =5V; GS GS avalanche energy T =25°C; unclamped j(init) Dynamic characteristics Q gate-drain charge V =5V; I =25A; - 13 - nC GD GS D V =80V; T =25°C; DS j see Figure 8 2. Pinning information Table 2. Pinning infor mation Pin Symbol Description Simplified outline Graphic symbol 1 G gate mb D 2 D drain[1] 3 S source G mb D mounting base; connected to drain mbb076 S 2 1 3 SOT404 (D2PAK) [1] It is not possible to make a connection to pin 2. 3. Ordering information Table 3. Ordering info rmation Type number Package Name Description Version BUK9629-100B D2PAK plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404 (one lead cropped) BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 2 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 4. Limiting values Table 4. Limiting valu es In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V drain-source voltage T ≥25°C; T ≤175°C - 100 V DS j j V drain-gate voltage R =20kΩ - 100 V DGR GS V gate-source voltage -15 15 V GS I drain current T =25°C; V =5V; see Figure 1; - 46 A D mb GS see Figure 3 T =100°C; V =5V; see Figure 1 - 32 A mb GS I peak drain current T =25°C; pulsed; t ≤10µs; - 186 A DM mb p see Figure 3 P total power dissipation T =25°C; see Figure 2 - 157 W tot mb T storage temperature -55 175 °C stg T junction temperature -55 175 °C j Source-drain diode I source current T =25°C - 46 A S mb I peak source current pulsed; t ≤10µs; T =25°C - 186 A SM p mb Avalanche ruggedness E non-repetitive drain-source I =46A; V ≤100V; R =50Ω; - 152 mJ DS(AL)S D sup GS avalanche energy V =5V; T =25°C; unclamped GS j(init) 03nm56 03na19 60 120 ID Pder (A) (%) 40 80 20 40 0 0 0 50 100 150 200 0 50 100 150 200 Tmb (°C) Tmb (°C) Fig 1. Normalized continuous drain current as a Fig 2. Normalized total power dissipation as a function of mounting base temperature function of mounting base temperature BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 3 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 103 03nm54 ID (A) Limit RDSon = VDS / ID 102 tp = 10 μs 100 μs DC 10 1 ms 10 ms 100 ms 1 1 10 102 103 VDS (V) Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage 5. Thermal characteristics Table 5. Thermal cha racteristics Symbol Parameter Conditions Min Typ Max Unit R thermal resistance from see Figure 4 - - 0.95 K/W th(j-mb) junction to mounting base R thermal resistance from minimum footprint; mounted on a - 50 - K/W th(j-a) junction to ambient printed-circuit board 03nm55 1 δ = 0.5 Zth(j-mb) (K/W) 0.2 0.1 10−1 0.05 0.02 10−2 P δ = tp single shot T tp t T 10−3 10−6 10−5 10−4 10−3 10−2 10−1 1 tp (s) Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 4 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 6. Characteristics Table 6. Characterist ics Symbol Parameter Conditions Min Typ Max Unit Static characteristics V drain-source I =0.25mA; V =0V; T =25°C 100 - - V (BR)DSS D GS j breakdown voltage I =0.25mA; V =0V; T =-55°C 89 - - V D GS j V gate-source threshold I =1mA; V =V ; T =25°C; 1.1 1.5 2 V GS(th) D DS GS j voltage see Figure 5 I =1mA; V =V ; T =-55°C; - - 2.3 V D DS GS j see Figure 5 I =1mA; V =V ; T =175°C; 0.5 - - V D DS GS j see Figure 5 I drain leakage current V =100V; V =0V; T =175°C - - 500 µA DSS DS GS j V =100V; V =0V; T =25°C - 0.02 1 µA DS GS j I gate leakage current V =15V; V =0V; T =25°C - 2 100 nA GSS GS DS j V =-15V; V =0V; T =25°C - 2 100 nA GS DS j R drain-source on-state V =4.5V; I =25A; T =25°C - - 32 mΩ DSon GS D j resistance V =5V; I =25A; T =175°C; - - 75 mΩ GS D j see Figure 6; see Figure 7 V =10V; I =25A; T =25°C - 22 27 mΩ GS D j V =5V; I =25A; T =25°C; - 24 29 mΩ GS D j see Figure 6; see Figure 7 Dynamic characteristics Q total gate charge I =25A; V =80V; V =5V; - 33 - nC G(tot) D DS GS T =25°C; see Figure 8 Q gate-source charge j - 7 - nC GS Q gate-drain charge - 13 - nC GD C input capacitance V =0V; V =25V; f=1MHz; - 3270 4360 pF iss GS DS T =25°C; see Figure 9 C output capacitance j - 236 283 pF oss C reverse transfer - 103 141 pF rss capacitance t turn-on delay time V =30V; R =1.2Ω; V =5V; - 30 - ns d(on) DS L GS R =10Ω; T =25°C t rise time G(ext) j - 86 - ns r t turn-off delay time - 96 - ns d(off) t fall time - 46 - ns f L internal drain from upper edge of drain mounting base - 2.5 - nH D inductance to centre of die; T =25°C j from drain lead 6 mm from package to - 4.5 - nH centre of die; T =25°C j L internal source from source lead to source bond pad; - 7.5 - nH S inductance T =25°C j BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 5 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET Table 6. Characteristics …continued Symbol Parameter Conditions Min Typ Max Unit Source-drain diode V source-drain voltage I =25A; V =0V; T =25°C; - 0.85 1.2 V SD S GS j see Figure 10 t reverse recovery time I =20A; dI /dt=-100A/µs; - 114 - ns rr S S V =-10V; V =30V; T =25°C Q recovered charge GS DS j - 196 - nC r 03ng52 03nm52 2.5 60 VGS(th) RDSon (V) (mΩ) 2.0 3 3.2 3.4 3.6 3.8 4 5 max 50 1.5 typ 40 1.0 min 10 30 0.5 Label is VGS (V) 0 20 −60 0 60 120 180 0 40 80 120 Tj (°C) ID (A) Fig 5. Gate-source threshold voltage as a function of Fig 6. Drain-source on-state resistance as a function junction temperature of gate-source voltage; typical values 03ng41 03nm47 2.8 5 VGS a (V) 4 2.1 VDD = 14 V VDD = 80 V 3 1.4 2 0.7 1 0 0 -60 0 60 120 180 0 10 20 30 40 Tj (°C) QG (nC) Fig 7. Normalized drain-source on-state resistance Fig 8. Gate-source threshold voltage as a function of factor as a function of junction temperature junction temperature BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 6 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 03nm53 03nm46 6000 100 ID C (A) (pF) Ciss 75 4000 50 Coss 2000 Crss 25 Tj = 175 °C Tj = 25 °C 0 0 10−2 10−1 1 10 102 0.0 0.5 1.0 1.5 VDS (V) VSD (V) Fig 9. Input, output and reverse transfer capacitances Fig 10. Source current as a function of source-drain as a function of drain-source voltage; typical voltage; typical values values BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 7 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 7. Package outline Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped) SOT404 A E A1 D1 mounting base D HD 2 Lp 1 3 b c e e Q 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) D UNIT A A1 b c max. D1 E e Lp HD Q 4.50 1.40 0.85 0.64 1.60 10.30 2.90 15.80 2.60 mm 11 2.54 4.10 1.27 0.60 0.46 1.20 9.70 2.10 14.80 2.20 OUTLINE REFERENCES EUROPEAN ISSUE DATE VERSION IEC JEDEC JEITA PROJECTION 05-02-11 SOT404 06-03-16 Fig 11. Package outline SOT404 (D2PAK) BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 8 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 8. Revision history Table 7. Revision his tory Document ID Release date Data sheet status Change notice Supersedes BUK9629-100B v.2 20110209 Product data sheet - BUK95_9629_100B v.1 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Type number BUK9629-100B separated from data sheet BUK95_9629_100B v.1. BUK95_9629_100B v.1 20030418 Product data - - (9397 750 11249) BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 9 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 9. Legal information 9.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 9.2 Definitions Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive Draft — The document is a draft version only. The content is still under applications. The product is not designed, authorized or warranted to be internal review and subject to formal approval, which may result in suitable for use in medical, military, aircraft, space or life support equipment, modifications or additions. Nexperia does not give any nor in applications where failure or malfunction of a Nexperia representations or warranties as to the accuracy or completeness of product can reasonably be expected to result in personal injury, death or information included herein and shall have no liability for the consequences of severe property or environmental damage. Nexperia accepts no use of such information. liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the Short data sheet — A short data sheet is an extract from a full data sheet customer’s own risk. with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and Quick reference data — The Quick reference data is an extract of the full information. For detailed and full information see the relevant full data product data given in the Limiting values and Characteristics sections of this sheet, which is available on request via the local Nexperia sales document, and as such is not complete, exhaustive or legally binding. office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no Product specification — The information and data provided in a Product representation or warranty that such applications will be suitable for the data sheet shall define the specification of the product as agreed between specified use without further testing or modification. Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, Customers are responsible for the design and operation of their applications shall an agreement be valid in which the Nexperia product is and products using Nexperia products, and Nexperia deemed to offer functions and qualities beyond those described in the accepts no liability for any assistance with applications or customer product Product data sheet. design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of 9.3 Disclaimers customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their Limited warranty and liability — Information in this document is believed to applications and products. be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or Nexperia does not accept any liability related to any default, completeness of such information and shall have no liability for the damage, costs or problem which is based on any weakness or default in the consequences of use of such information. customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary In no event shall Nexperia be liable for any indirect, incidental, testing for the customer’s applications and products using Nexperia punitive, special or consequential damages (including - without limitation - lost products in order to avoid a default of the applications and profits, lost savings, business interruption, costs related to the removal or the products or of the application or use by customer’s third party replacement of any products or rework charges) whether or not such customer(s). Nexperia does not accept any liability in this respect. damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent Notwithstanding any damages that customer might incur for any reason damage to the device. Limiting values are stress ratings only and (proper) whatsoever, Nexperia’s aggregate and cumulative liability towards operation of the device at these or any other conditions above those given in customer for the products described herein shall be limited in accordance the Recommended operating conditions section (if present) or the with the Terms and conditions of commercial sale of Nexperia. Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect Right to make changes — Nexperia reserves the right to make the quality and reliability of the device. changes to information published in this document, including without limitation specifications and product descriptions, at any time and without Terms and conditions of commercial sale — Nexperia notice. This document supersedes and replaces all information supplied prior products are sold subject to the general terms and conditions of commercial to the publication hereof. sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 10 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET agreement is concluded only the terms and conditions of the respective 9.4 Trademarks agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the Notice: All referenced brands, product names, service names and trademarks purchase of Nexperia products by customer. are the property of their respective owners. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 10. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com BUK9629-100B All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved Product data sheet Rev. 02 — 9 February 2011 11 of 12

BUK9629-100B Nexperia N-channel TrenchMOS logic level FET 11. Contents 1 Product profile. . . . . . . . . . . . . . . . . . . . . . . . . . .1 1.1 General description . . . . . . . . . . . . . . . . . . . . . .1 1.2 Features and benefits. . . . . . . . . . . . . . . . . . . . .1 1.3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 1.4 Quick reference data . . . . . . . . . . . . . . . . . . . . .1 2 Pinning information. . . . . . . . . . . . . . . . . . . . . . .2 3 Ordering information. . . . . . . . . . . . . . . . . . . . . .2 4 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3 5 Thermal characteristics . . . . . . . . . . . . . . . . . . .4 6 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .5 7 Package outline. . . . . . . . . . . . . . . . . . . . . . . . . .8 8 Revision history. . . . . . . . . . . . . . . . . . . . . . . . . .9 9 Legal information. . . . . . . . . . . . . . . . . . . . . . . .10 9.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . .10 9.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 9.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .10 9.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .11 10 Contact information. . . . . . . . . . . . . . . . . . . . . .11 © Nexperia B.V. 2017. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 09 February 2011